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Development of a Bilayer Metallization for RIT’s Existing
CMOS Process
Anthony Nguyen
Rochester Institute of Technolo~.’ Department ofMicroelectronic Engineering,
82 Lomb Memorial Dr., Rochester, NY 14623. Email: avn8285@rit.edu
Abstract — The design and fabrication of a two-level
subtractive aluminum metal backend was completed at the
Rochester Institute of Technology. Metall-Metal2 (M1-M2)
via chains were used as electrical test structures and tested
operational. The optimal process uses 4000A of LTO for an
ILD, a non-heated metal2 aluminum sputter deposition, and a
chlorine-based plasma for metal etch. Resistance
measurements taken through via chains produced values of
—4OO~. While an ideal aluminum bar of the via chain’s
dimensions should have a resistance of —1OO≤~, a contact
resistance exists at each via throughout the chain and increases
the resistance value. Capacitors were also electrically tested to
determine ILD effectiveness. A 2OO~tm x 20011m M1-ILD-M2
capacitor has a theoretical value of 3.5pF and the measured
structures ranged from 3.OlpF to 3.45pF. In addition to
demonstrating that the first and second level metal lines could
make electrical contact through via openings, testing was done
to ensure electrical separation existed when needed. Metal2
lines overlapping metall lines were tested and measured to be
electrically isolated, shown in Figures 4-6. This process has
created a bilayer metallization design that allows for multilevel
aluminum connections and electrical isolation where needed
and can be readily implemented in RIT’s present CMOS.
I. INTRODUCTION
The goal of this project was to create a bilayer
aluminum that would make connections from layer to
layer through vias and exhibit electrical separation
when overlapping. As integrated circuit technology
becomes more advanced and device sizes continue to
be reduced, increased pressure is being placed on
backend utilization. Metal lines serve as
intermediaries to connect the underlying devices to
the chip’s bondpads to supply power and grounding.
The use of more devices in less area requires more
than a single layer of metal lines. Some of the most
advanced chips have five or more metal levels to
support the massive routing of current, as seen in
Figure 1 [1]. The increase in the number of metal
lines reduces the current load applied to each level, as
well as creates more direct paths to individual
structures. The goal of this project was to design and
implement a reliable multilayer aluminum backend
for RIT’s existing CMOS process. This will allow
for fabrication of more sophisticated semiconductor
devices that require large amounts of power and
increase the scale of connectivity in existing devices.
Fig. 1: SEM Cross-Section of IBM’s Multilayer
Metallization [1]
II. PROCESS FLOW and EXPERIMENT
The process flow used for this experiment
was adapted from RIT’ existing SMFL-CMOS
process used in the student-run factory course.
Because the goal was develop the bilayer metal for
the back end, all of the steps, except one, from the
front end were not needed and were not included in
the processing for this project. The process step used
from the front end was the n-well oxide. Eighteen
total process steps are required to fabricate the two
level metal structures.
First, eight bare, six-inch silicon wafers
were obtained and cleaned using a wet RCA
cleaning. The first step in this clean is a heated
ammonium hydroxide and hydrogen peroxide
mixture. The NH4OH is a strong base and is used to
remove organics from the wafers’ surfaces and the
H2O2 creates a silicon dioxide at the wafers’ surfaces
to keep the silicon from etching. The next step in the
clean in a 10:1 hydrofluoric (1-IF) acid dip to remove
this silicon dioxide layer. The last bath consists of
hydrochloric acid and hydrogen peroxide. The HC1
is a strong acid that removes metal and the H2O2
oxidizes the wafers’ surfaces. The wafers are rinsed
and dried before the thermal oxide growth.
Using a wet oxide in a Bruce thermal tube,
the wafers have a thermal oxide layer grown on them
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during a five hour soak in 02 at 950°C. A 15 minute
ramp up time and 30 minute ramp down time are
required to heat the thermal tubes to correct
temperatures and a thickness of 6500A is targeted.
Lithography is done on all wafers using a Canon
FPA-2000i1 stepper, which utilizes a 365nm source
wavelength, a numerical aperture of 0.52, and a
degree of coherency of 0.6. The wafers are coated
with 1pm of 0iR620 photoresist (PR) on a SSI
coating track and exposed using the “SMFL-CMOS
n-well” mask. A dose of 6OmJ/cm2 and a focus of
+0.25jim was used. They were developed on the SSI
track using a TMAH developer and a post-exposure
bake temperature of 120°C.
Using a 10:1 buffered oxide etch (BOB) of
hydrofluoric acid, the exposed thermal oxide was
etched for 15 minutes. With an established etch rate
of 560 A/minute, the oxide would need about 14
minutes to clear, but an overetch is introduced to
ensure clearing non-uniform areas. The wafers have
the photoresist etch mask removed using a Branson
asher, which utilizes a downstream oxide-based
plasma etch chemistry to remove organics. They are
again RCA cleaned to remove debris and
contamination from the surface before metal
deposition.
The wafers are given a quick HF dip before
being placed into a CVC-601 metal sputter system.
This removes any native oxide that would have
grown on the wafers surface from atmospheric
oxygen and promotes a better adhesion between the
sputtered metal and the silicon. At a base pressure of
~5.0E-6 torr, the wafers are sputtered using an 99%
aluminum (Al) and 1% silicon (Si) target. The
incorporation of silicon into the metal reduces the
occurrence of aluminum spiking into the silicon.
Argon is used as the ambient gas and a thickness of
7500A is targeted.
All the wafers are then coated on the SSI
track with a thicker layer of PR, 1.5 p.m for metal
lithography. This helps to make it more resistive to
the harsher metal etches. A focus-exposure matrix
(FEM) is run at this step to establish the best
lithographic conditions for the metal using the
“SMFL-CMOS metall” mask. Using 6OmJ/cm2 as a
first dose value with a l2mJ/cm2 increment and -
l.0p.m as a first focus value with a 0.2p.m increment,
the matrix is run over the l2x12 die array. The best
combination is found to be l80mJ/cm2 for exposure
and +l.25p.m for focus. All the wafers are exposed at
these conditions and developed on the track using a
140°C post exposure bake to ensure proper cross-
linking of the thicker resist.
The first layer of aluminum (Ml) was
etched using a Transene aluminum wet etch
chemistry heated to 50°C. This consists of 20 parts
phosphoric acid, one part acidic acid, one part nitric
acid, and one part water. One wafer was dipped in
the bath in increments to establish an approximate
etch rate and the remaining wafers were etched for a
total of 3 minutes and 30 seconds. The time used
was enough to clear the aluminum in all exposed
regions, but caused some undercutting some isolated
features. The photoresist was then removed using the
Branson asher for a longer time because of the
thicker resist. The following step was the first in
which two different materials were used to find the
best fit. After the Ml had been deposited and
pattemed, an interlayer dielectric (JLD) was needed
to electrically separate the two levels of metal. Half
of the wafers were deposited with a low temperature
oxide (LTO) and the other half of the wafers were
deposited with tetramethyl orthosilicate (TEOS).
Both are oxides that have an electrical permittivity
close to silicon dioxide and both films are deposited
with chemical vapor deposition (CVD). The LTO is
deposited in a low pressure chamber (LPCVD) and
the TEOS is deposited in an Applied Materials
P5000. Monitor wafers are included with each
process to determine average film thicknesses.
Next, the wafers were coated with lp.m of
PR and exposed using the Canon stepper and the
“SMFL-CMOS via” mask. Again, an FEM was run
on one wafer and the best dose was 260mJ/cm2 and
the best focus was +0.25p.m. After development, the
oxide ILD was etched using a Pad etch for the LTO
and a 10:1 BOB for the TEOS. Etch rates for each
material was established on a single wafer and the
remaining wafers were etched accordingly with a
10% overetch. After the oxide was removed in the
vias, the wafers had the photoresist removed.
At the second metal (M2) sputter, another
split occurred. An attempt was made to sputter some
of the wafers with aluminum while having the
system’s heater on. This heats the chamber to 300°C
and adds enough energy to the incoming atoms to
allow them to migrate on the wafer surface before
finding an place to stop. Using a normal sputter, the
atoms stick at the spot where they first encounter the
wafer. By heating the system, it was theorized that
the metal would be more conformal over step heights.
Half the wafers were deposited with a normal sputter
and half with a heated sputter. The metal used for
M2 was 1000A of titanium and 7500A of aluminum.
The thinner initial titanium layer acts as an adhesive
between the two aluminum levels to keep them
together. The Ti was sputtered at 750 watts of power
and the aluminum was sputtered at the same 2000
watts as Ml.
The wafers were then coated with the
thicker l.5p.m of photoresist and exposed after an
FEM found 160mJ/cm2 and +0.5 p.m to be the best
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combination of dose and focus. They were
developed using the longer post-exposure bake time
and moved to the last processing split. At M2 etch,
both wet and dry etches were attempted on separate
wafers to find the most anisotropic removal of
aluminum possible. The wafers that were wet etched
were done so in the same Transene chemistry as used
for all wafers at Ml etch. The remaining wafers were
dry etched using chlorine-based plasma etch in a
LAM 4600 to remove the aluminum and a fluorine-
based chemistry in a Drytek Quad to remove the
titanium. The aluminum etch occurs at a pressure of
300mT and an electrode power of 275 watts with 60
sccm of Cl2, 50 sccm of BC13, and 40 sccm of SF6. A
total of 150 seconds was needed of this etch to clear
the wafer’s aluminum. The titanium etch occurs at
150 mtorr and at an electrode power of 230 watts
with 50 sccm of SF6, 1 sccm of 02, and 1 sccm of Ar.
Only 60 seconds was needed to clear the Ti. After a
final ashing to remove the photoresist used as the M2
etch stop, the wafers were tested and viewed in the
scanning electron microscope (SEM).
Testing of the fabricated test structures was
done using an HP 4145 station with a 12-pin probe
system. The ICS software package collects the test
data after all the pins and parameters have been
setup. For capacitance testing, a C-V station was
used with a heated chuck and software to acquire
charge measurements. SEM work was completed on
a Leo SEM.
III. RESULTS and DISCUSSION
The wafers were divided into five lots,
shown in the lot matrix in Figure 2 below. Each lot
was processed using the same conditions at every
step except the critical steps listed.
Lot Metall Etch ILD Metal2 dep. Metal2 etch
A Wet LTO Normal Wet
B Wet LTO Normal Dry
C Wet LTO Heated Dry
D Wet TEOS Normal Dry
E Wet TEOS Heated Dry
Fig. 2: Project Lot Matrix
structure, a 200!Im x 200~im capacitor, test the ILD’s
effectiveness in separating the metal as a dielectric,
as seen in Figure 4. The last test structure, citured in
Figure 5, is an SRAM cell. Since none of the front
end processing had been done, the only components
of the cell that were fabricated were the metall and
metal2 lines. These overlapping lines were tested to
ensure that the lines did not short when overlapping.
ii ‘U[II




Three test structures were used during
testing to gauge the electrical qualities of the bilayer
metal: a 501 link via chain, M1-M2 capacitors, and
M1-M2 overlays. The via chain, with links that were
6~tm x 1 8~tm, ensured that the metal could travel over
the ILD step height and make electrical contact to the
metal below through a 2~im x 211m via opening. This
structure can be seen in Figure 3. The second test
Several key challenges arose during process
of the lots that played a major role in the success or
failure of the test structures. The first major issue
encountered was the non-uniformity of the LTO
deposition. The wafers that used LTO as their ILD
had been the first six-inch wafers in that dep tube in
over a year. While a target thickness of 4500A was
achieved at the center of the wafer, the edge-to-edge
variance was very high. The sides of the wafers
EIODcdJ
Fig. 4:M1-M2 Capacitors
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nearest to the quartz boat were the thinnest, with an
average of 4000A of LTO and the sides of the wafers
nearest to the top of the boat had the thickest LTO,
averaging 5000A. This proved crucial in the via
chain test structures.
The wet etch of all the wafers a Ml proved
to severely undercut the metal below the photoresist.
Because the wet etch chemistry is isotropic, it etches
in all directions, including laterally, at the same rate.
Line gratings on each die range from 0.25~im to 8~tm
and are used to determine the lateral etching. Using
these as a metric, the wet etch undercut about 1 ~im of
aluminum, making any feature under 2p.m wide lift
off the wafer. While none of the test structures used
were smaller than these dimensions, it did shrink the
size of the Ml links of the via chain and forced the
processing steps following Ml etch to be more
precise.
The first lot that used TEOS as the ILD, lot
D, had the vias under etched in the BOE. A
published etch rate was used instead of establishing
the etch rate using a monitor wafer. This caused
some of the vias to have oxide remaining in them and
created opens in the via chains, as seen in Figure 6.
Fig. 6: Under Etch Vias
The last major processing challenge was the
M2 lithography. All of the lithography steps required
the Canon stepper to align the reticle to the wafer
using a set of alignment marks made in the n-well
oxide at the bottom of the film stack. Using a thick
M2 aluminum and titanium stack, the image
processor in the tool had difficulty finding and
aligning to these marks. Often, the photoresist would
need to be stripped off the die used for alignment and
even removing the metal with a pair of tweezers in
some cases. This proved to waste valuable
processing time and was part of the reason for the
unsuccessful via chains on lot E.
Via chains were successfully created on all
the lots using LTO, but none of the TEOS lots. As
mentioned before, the non-uniform ILD had a direct
effect on whether the via chains worked or not, in
the thinnest areas, the via chains worked because the
M2 Ti/Al did not have to travel over a very large step
height. However, in the thicker ILD areas, the metal
tended to break over the 5000A step. The difference
can is visible in the SEM’s in Figure 7, 8 and 9. The
operational via chain in Figure 7 is from a thinner
LTO area, as is the tilted closer shot in Figure 8.
Figure 9 shows the same 501 link chain in a thicker
LTO area. One theory is that doing the M2
lithography on a highly reflective material like
aluminum without a bottom anti-reflective coating
(BARC) causes a high concentration of energy at the
comers, which reduces the width of photoresist at
that point. When the etch begins to encroach
laterally, this is the first area to be undercut.
Resistance measurements for the working via chains
gave values varying from 400≤2 to 450≤2, with the
average being —420≤2. With a theoretical value of
‘~100≤2 existing for an aluminum bar of the same
measurements, a reason for the difference could be
high contact resistances at every M1-M2 contact
and/or non-ideal resistivities in thin film scenarios.
—-1 ~ ~ ~ LE~b
Fig. 7: SEM of Operational Via
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Fig. 9: Open Via Chain
The first TEOS lot, lot D, did not produce
working via chains because of the under etched vias.
The second TEOS lot, Lot E, had two processing
issues that combined to create non-working via
chains. An attempt was made to use a thicker TEOS
for the final lot. Using 5000A instead the previous
lot’s 4000A, a thicker M2 layer was needed to
completely fill the taller via to make contact to the
metal below. A titaniumlaluminum stack totaling
lp.m was used for this lot’s M2. However, the metal
lithography was unsuccessful after numerous
attempts for the same reason it was difficult for the
previous lots: location of alignment marks in n-well
oxide. The thicker film made finding the fine
alignment marks in the Canon stepper impossible and
the lithography was completed using only pre
alignment marks as guides. This resulted in
misaligned M2 lithography, but the misalignment
was not enough to move the via chain photoresist off
the via openings, as seen in Figure 10.
— — ~I—
— — —~—.——
— — ~ — —
— — ~ — —— —
~
~
Fig. 10: Misaligned Photoresist at M2
The lot continued to the next processing
step: the plasma etch of aluminum and titanium.
Using a thicker metal required longer times for the
aluminum etch. Not using a thicker photoresist to
coat the thicker metal, a significant amount of the
metal was lost underneath the photoresist before it
cleared in desired areas. If a thicker resist would
have been used, the undercutting would have been
minimized, as in other lots. The combination of M2
misalignment at lithography and the use of
photoresist that was too thin to withstand plasma
etching created open via chains across the wafers,
captured in Figure 11.
The capacitors of various sizes were tested
on all lots to ensure electrical separation by placing a
voltage on the underlying Ml and measuring a
current at the M2 above. If any reading other than an
open was measured, it meant the metal lines had
created an unwanted short. For one LTO lot and one
TEOS lot, actual capacitance measurements were
taken on the 200!lm x 20011m capacitors. Theoretical
calculations offered a capacitance value of 3.5pF.
The LTO capacitors averaged 3.45pF and the TEOS
capacitors averaged 3.O8pF. With only estimated or
extracted permittivities found in publication, the
values measured very close to what was predicted.
These structures can be seen below in Figure 12.
L ~
12: M1-M2 Capacitors
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IV. CONCLUSIONS
The final structure tested was the SRAM
cell that consisted of only overlapping M1-M2 lines.
By applying a voltage to a Ml line and measuring the
current of a overlapping M2 line, a determination
could be made whether unwanted shorts were
occurring. The SEM images in Figure 13 and Figure
14 show the Ml-M2 overlays. These structures were
tested on every wafer and tested as an open in most
cases. One caveat to this structure is that in areas of
thicker ILD or over etched metal, the lines would
break and could test as an electrical open not because
the overlapping lines did not short, but because the
lines broke before contact. Many of the structures
that tested as opens were examined in the SEM to
view breaking in the lines and most did not exhibit
any M2 separation over step heights.
A two level metal process was successfully
design and fabricated at R1T’s SMFL. Using
subtractive aluminum at a 2~sm design rule, several
very stringent test structures were evaluated on five
lots of varying processing to determine the best
parameters to create a bilayer metallization. The
optimum process utilizes 4000A of LTO as an
interlayer dielectric, an unheated metal2 sputtered
deposition of i000A of titanium and 7500A of
aluminum, a chlorine-based plasma etch for M2
aluminum removal, and a fluorine-based plasma etch
for M2 titanium removal. Key processing steps
outside of the lot matrix include establishing etch
rates at every etch step on monitor wafers first and
running FEM’s at every lithography step to determine
best focus and dose for that step.
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Junction Integrity for Low Temperature
Dopant Activation in Silicon
Geoff E. Watson
Abstract—Detailed within this paper is investigation of using
low temperature processes to activate dopant in silicon.
Parameters studied include breakdown voltage, turn-on
voltage, leakage current, and ideality factor. Strong
correlation was seen between the temperature of activation and
both the ideality factor and leakage current. Breakdown
voltage seemed constant except for the highest temperature
processing. Turn-on voltage seemed to change for boron
activation, but not for phosphorus activation
Index Teriizs—Doping, electrical activation, semiconductor
process modeling, low temperature processing.
I. INTRODUCTION
Intrinsic silicon as a semiconductor lacks the conductivityto allow for circuits to operate. This i correcte by the
addition of dopants that increase the conductivity. Dopants
are divided into two subgroups: p-type and n-type. The
n-type dopants, such as Phosphorus or Arsenic, when
electrically activated in the silicon provide extra electrons
which allow the silicon to conduct electricity. The p-type
dopants, such as Boron or Gallium, remove electrons when
activated and the resulting “hole” allows the conduction of
electricity as well.
However, in order for the dopants to become
electrically activated, the silicon must undergo a thermal
process. In the case of thin film transistors where silicon is
found connected to an insulating glass, there are material
constraints that must be considered. For example, Coming
Incorporated produces a glass that has many desirable
characteristics for thin film transistors. The negative
qualities of this glass, however, include its low temperature
strain point of approximately 660°C. While this is
seemingly a high temperature, a comparison with the
activation processing temperatures around 900°C to 1100°C
shows that the glass would be raised far above its strain point
causing irreparable damage to the glass.
Having devised a method of activating the dopant at a
temperature of 600°C, there are still concerns as to how this
affects the electrical devices. This study attempted to
characterize the effects of lowering the temperature for
Manuscript received May 20, 2006. This work was supported in part by
the Rochester Institute of Technology.
G. H. Watson is with the Rochester Institute of Technology, Rochester,
NY 14623 USA (e-mail: gew3076@rit.edu).
dopant activation as it relates to several different
characteristics found in diodes.
II. THEORY
A. Low Temperature Activation
In order for the dopant atom to become electrically
activated, it must be substituted in to the silicon lattice in
place of a silicon atom. Normal anneal processes do this by
increasing the temperature of the activation step. The use of
the higher temperatures in the case of the specified Corning
Inc. glass is impossible as it would damage the glass by
raising the temperature over the strain point.
An alternative to raising the temperature of the process
requires a look into why the elevated temperature was
thought necessary. In modern processing, silicon atoms
must be substituted for dopant atoms. This substitution
requires energy. One way to provide this energy is by
elevating the temperature. This temperature increase
provides energy for the silicon to leave the lattice site
wherein the dopant atom is placed. The temperature
increase, therefore, is only required to remove the silicon
atom from the lattice site and place the dopant atom in that
same site.
The alternative processing is to destroy the silicon lattice
before attempting the activation. This amorphization of the
lattice allows the temperature increase to be used to rebuild
the lattice using whatever atoms are nearby. After ion
implanting the dose of dopant atoms, the concentration
allows the energy from the temperature to activate the
dopant atoms while simply rebuilding the lattice. The
temperature required for this is much lower than the standard
processing requiring only 600°C to activate the dopant.
B. Amorphizing the Lattice
As it happens, the implanting of dopant atoms creates an
amount of implant damage which is amorphization of the
silicon. For phosphorus implantation, the atoms being
implanted have enough mass to create a large amount of
amorphization. They are said to self-amorphize the lattice.
However, boron atoms, because of their small mass, when
implanted create very little damage to the lattice. For this
reason, another element must be used to create the damage
desired. For ease, fluorine is used to do this damage. This is
convenient because fluorine is another species of element
located in the source for the boron dopant. Boron trifluoride,
BF3, is the gas used by the ion implanter to provide the
boron. Simply turning a dial allows the implantation of the
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fluorine as well. The fluorine has more mass which provides
greater implant damage. Lastly, the fluorine does not affect




To begin this processing, both p-type and n-type wafers
were acquired. The resistivity of the p-type wafers was 15 to
25 ≤2-cm and the resistivity of the n-type wafers was 10 to
25 ~2-cm. The wafers began with an RCA clean using the
standard RIT RCA clean process. A pad oxide was then
grown on the wafers in the Bruce furnace. The recipe used
was Furnace Recipe 250 which targeted 500A. Following
this, well implants were performed on the Varian 350D Ion
implanter. For the n-type wafers, phosphorus was implanted
at a dose of 5.5x1012 cm2 at an energy of 100 keV. For the
p-type wafers, boron was implanted at a dose of 6.0x1012
cm2 at an energy of 55 keV. A diffusion step was performed
for the well drive and a field oxide was grown using Furnace
Recipe 112. The field oxide target was 5000 A.
Level 1 lithography was then performed. Two die on each
wafer were shot with the NWELL RIT BJT mask to set
alignment marks. The rest of the die were shot with the
BASE RIT BJT mask. Defaults were used for all of the
exposure parameters. To remove the oxide from the
patterned areas, a 12 minute etch was performed in 10:1
buffered oxide etch. This was followed by a deionized water
rinse for 5 minutes. The resist was stripped using a solvent
strip and an RCA clean was performed to remove any
residual organics. Furnace Recipe 311 was then used to
grow 1000 A of oxide to be used as an implant mask.
The backside of the wafers were implanted to improve the
contact between the aluminum. N-type wafers were
implanted with phosphorus at a dose of lx 1015 cm2 with an
energy of 92 keV. P-type wafers were implanted with boron
at a dose of 4x1015 with an energy of 34 keV. Furnace
Recipe 272 was used to anneal the backside implants. The
frontside of the wafers were then implanted to create the
active area. For the n-type wafers, fluorine was first
implanted at a dose of 3x1015 cm2 with an energy of 75 keV
to amorphize the surface. Boron was then implanted at a
dose of4x1015 cm2. For the p-type wafers, phosphorus was
implanted at a dose of 4x1&5 with an energy of 92 keV.
The experimental split was performed at the frontside
anneal. The processing conditions can be found in Figure 1.
The recipes used were Furnace Recipes 273 through 279.
Contact cut lithography was then performed using the
CONTACT CUT RIT BJT mask and all the default
parameters for exposure. The contact cut etch was
nerformed in the same 10:1 buffered oxide etch for 2.25
N-type Wafers P-type Wafers
600C 1 hr 600oC 1 hr
600oC 2 hr 600oC 2 hr
700oC 1 hr 700oC 1 hr
800oC 1 hr 800oC 1 hr
900oC 1 hr 900oC 1 hr
l000oC 30 mm l000oC 30 mm
llOOoC 10mm llOOoC 10mm
Figure 1: Treatment Combinations
minutes. A 5 minute deionized water rinse followed. The
resist was stripped with a solvent strip chemistry again. An
RCA clean was then performed to remove residual organics
followed by a 30 second HF dip in 50:1 HF acid to remove
any native oxide.
Aluminum was evaporated on the frontside of the wafers
at a target thickness of 7500 A. Base pressure for the
evaporation was 4 with an energy of 92 keV.
The experimental split was performed at the frontside
anneal. The processing conditions can be found in Figure 1.
The recipes used were Furnace Recipes 273 through 279.
Contact cut lithography was then performed using the
CONTACT CUT RIT BJT mask and all the default
parameters for exposure. The contact cut etch was
performed in the same 10:1 buffered oxide etch for 2.25
minutes. A 5 minute deionized water rinse followed. The
resist was stripped with a solvent strip chemistry again. An
RCA clean was then performed to remove residual organics
followed by a 30 second HF dip in 50:1 HF acid to remove
any native oxide.
Aluminum was evaporated on the frontside of the wafers
at a target thickness of 7500 A. Base pressure for the
evaporation was 4.6x106 Torr. The metal was patterned
using the METAL RIT BJT mask and all the default
parameters for the exposure. The metal etch was performed
in the wet aluminum etch chemistry using a visual endpoint
detection. The etch was completed in 2 minutes. Wafers
were rinsed and then inspected to ensure that the metal was
completely etched. The wafers were solvent stripped and
dipped in a pad etch to remove any native oxide. The pad
etch dip was 10 seconds. Aluminum was then evaporated on
the backside of the wafers. A sinter step was performed in
the Bruce Furnace using Furnace Recipe 41. The finished
diodes were taken to the test lab for analyzation.
B. Electrical Testing
Ten sites were selected on each wafer. Each site was
tested with a forward bias and a reverse bias. For the n-type
wafers, the forward bias was from -l V to 2 V using 101
steps. The reverse bias for these wafers was from -30 V to I
V using 101 steps. For the p-type wafers, the forward bias
was from -2 V to 1 V using 101 steps. The reverse bias for
these wafers was -1 V to 40 V using 101 steps. Current anc
voltage were measured and plotted. The desired parameten
were extracted.
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IV. RESULTS AND ANALYSIS
A. Die-to-die Repeatability
Die to die repeatability for the n-type wafers (with
activated boron) was quite impressive. Figure 2 shows a
sample reverse bias curve from the n-type wafers. The chart
shows very little variation from die to die. It is the same case
with all of the data from the n-type wafers. The rest of these
curves can be found in the appendix.
The p-type wafers (with activated phosphorus), on the
other hand, showed quite a large variation from die to die.
This dissimilarity can be seen in Figure 3. The leakage
current in the reverse bias for the sample curve spans over
orders of magnitude difference. However, the data was
consistently poor for the p-type wafers regardless of
activation temperature. Again, the remainder of the curves
can be found in the appendix.
B. Treatment Combination Comparisons
For the comparison between the treatment combinations,
the data was simply plotted on the same charts. For the
n-type wafers, any of the die could have been selected
because of the small variation among them. For each wafer,
regardless of type, one curve was just selected showing the
most desirable characteristics. For example, the curve was
selected that had the lowest leakage current or the best














Figure 3: Reverse Bias for p-type Wafers Bias
As the devices would be operating at voltages of
approximately 10 V, the leakage current extracted was done
so at a reverse bias of 10 V for the p-type wafers, and -10 V
for the n-type wafers. The summary tables in Figure 4 and
Figure 5 show that leakage current generally worsens as the
anneal temperature decreases, but the anneal time at 600°C
had little impact on the leakage current.
The ideality factor showed the strongest correlation to the
anneal conditions. The factor approached 1 in both wafer
types. Ranging in values from 1 to 2, the ideality for low
temperature anneals was closer to 2 and decreased as the
temperature increased. This was expected as lowering the
anneal temperature was expected to have a negative effect on
the junction integrity and therefore on the ideality.
Breakdown voltages for the n-type wafers appeared to be
approximately the same except for the 1100°C anneal which
far exceeded the others. For the p-type wafers, the noise in
the data was so great that the breakdown voltage listed is not
that reliable. The turn-on voltage showed very little
wafer-to-wafer variation regardless of wafer type.
Leakage Turn-on Breakdown Ideality




600°C lhr 18.4 nA 0.78 V -18.2 V 1.56
600°C2hr 81.6nA 0.84V -18.8V 1.36
700°C lhr 491 pA 1.05 V -18.8 V 1.05
800°Clhr 700pA l.03V -19.2V 1.05
900°Clhr 465pA l.O1V -18.5V 1.03
l000°C3Omin 409pA l.04V -l9.8V 1.05
llOO°ClOmin ll5pA 1.05 V -24.4V 1.02









-10 0 10 20 30 40 50
Reverse Bias 600C for lhr
-35 -30 -25 -20 -15
Voltage M
-10 -5 0 5
Figure 2: Reverse Bias for n-type Wafers
Figure 4: n-type Wafer Summary Data
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Leakage Turn-on Breakdown Ideality
current at Voltage Voltage Factor
p-type wafer 1 0V
Reverse
Bias
600°C lhr 23.5 jiA -0.85 V 27.7 V 1.78
600°C2hr 67.3 jiA -0.80 V 31.4 V 1.54
700°C lhr 1.89 tiA -0.80 V 29.3 V 1.38
800°C lhr 55.7 nA -0.85 V 28.1 V 1.25
900°Clhr l6lnA -1.20V 28.lV 1.33
1000°C 30mm 14.1 nA -0.75 V 29.3 V 1.34
1100°ClOmin 219nA -0.85 V 32.6V 1.03
Figure 5: p-type Wafer Summary Data
V. CONCLUSION
Leakage current and ideality factors are definitely
negatively affected by using low temperature for the anneal
step. However, the data shows that the “on” state still
produces a higher current than the reverse bias “off’ state.
The diodes should therefore still be usable if the leakage
current can be ignored.
VI. ACKNOWLEDGMENT
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n-type wafers






















-2.5 -2 -1.5 -1 -0.5 0 0.5
Voltage (V)
13





















-10 0 10 20 30 40 50
Voltage (V)







Forward Bias 700C for 1 hr
-10 0 10 20 30 40 50
Voltage (V)
Reverse Bias 700C for 1 hr
z
0
1.5 -10 0 10 20 30 40 50
Voltage (V)
Watson, Geoff E. 24~ Annual Microelectronic Engineering Conference, May 2006 14





























Reverse Bias 800C for 1 hr
-2 -1.5 -1 -0.5 0 0.5 1 1.5
Voltage (V)
Forward Bias 900C for 1 hr
















Reverse Bias 900C for 1 hr
-2 -1.5 -1 -0.5 0 0.5 1 1.5
Voltage (V)
-10 0 10 20 30 40 50
Voltage (V)
C;




















Watson, Geoff E. 24~ Annual Microelectronic Engineering Conference, May 2006


























-10 0 10 20 30 40 50
Voltage (V)
-2,5 -2 -1.5 -1 -0.5 0 0.5 1 1.5
Voltage (V)





-10 0 10 20 30 40 50
Voftage (V) Voltage (V)
Kenny, S. 24th Annual Microelectronic Engineering Conference, May 2006 16
Formation of Self-Aligned Shallow Junction





Abstract— The creation of short-channel length MOSFET’s
requires shallow junctions and thin gate dielectrics to maintain Wd = ..~J~L[,8(J7 + VL~ + VBs)]1’2 (2)
long channel behavior. The focus of this paper is the creation of
shallow source/drain junctions by Proximity Diffusion with
Rapid Thermal Processing (RTP). PMOS devices were ~ is the minimum channel length required, A is a
fabricated using Borofllm 100 Spin on Dopant with temperatures proportionality factor, x~ is the junction depth, t0,~ is oxide
of 950° and 1000° for 10 and 20 seconds ramped at 30 degrees per thickness, and (w~ + Wd) is the sum of source and drain
second. The source and drain regions are defined by the depletion depths, as described by equation (2):
patterned polysilicon gate, which is also doped during this
process. A 100 A gate oxide is used, incorporating nitrogen to
reduce boron diffusion through the gate. The devices were tested
and working transistors were found down to 0.6 micron mask
defined gate lengths. The threshold voltage for these devices was (3)
found to be -3.1 Volts. Samples sent out for analysis by
Secondary Ion Mass Spectrometry (SIMS) to profile the boron
diffusion. The approximate junction depth was found to be
between 30 and 40 A for the sample ran at 950° C for 10 seconds where the bulk Debye length is shown is equation (3) and f3
= (kT/q)’. VDS is the drain-source voltage, VbI is the build in
voltage, and VBS is the body to source bias.
Index Terms—Proximity diffusion, Rapid Thermal Processing 100
(RTP), shallow junctions, device scaling
S~ndardSMFLCM0S 2.1 pm10
I. INTRODUCTION .3 Prox mity Di
T he demands of the semiconductor industry push device -Jsizes ever smaller. To conti ue the trends of the past 40
0.1years materials and processing obstacles will have to be Proximity Diffusion WI IOOA Gat:: 0 4 pm
overcome. The creation of short-channel length MOSFET’s
11,11116 I1Il,HlI1lI1lII
1E-3 1E.2 IE.l IE+O 1 +1 1E+2 1+31E+4 [+6requires shallow junctions and thin gate dielectrics to maintain 0.01
long channel behavior Xj * t0~, * (w~ + Wd)2 (1Jm3*A)
Power supply voltages and electric fields do not scale Fig. 1 This figure shows the relationship between junction
nicely with device dimensions. Some potential problems with depth, gate dielectric thickness, doping levels and the
smaller dimensions are hot carrier injection, punchthrough minimum channel length to maintain long-channel behavior.
breakdown between source and drain, gate oxide breakdown, The standard SMFL CMOS process is shown (2.1 microns)
and other short channel effects. Brews et al. took this up and and the process used in this project (0.4 microns). [1]
developed an empirical relation for a minimum channel length
to maintain long channel behavior, Eq. (1). [1] Traditionally, doping has been performed by ion
implantation. The formation of shallow, highly doped
Lmin = A[x1t~w~ + wd)2 j113 (1) junctions requires a low thermal budget and large dose. Ion
implantation induces damage in the implanted substrate that
requires a separate annealing step to repair this damage as
This work is part of the senior design project requirement for a B.S. Degree well as activate the dopants. Proximity diffusion performed
in Microelectronic Engineering at the Rochester Institute of Technology with rapid thermal annealing produces little damage to the
(RIT). This was presented at the 24~’ Annual Microelectronic Engineering
substrate and eliminates the need for a separate thermalConference at RIT, May 16, 2006.
S. W. Kenny is with the Microelectronic Engineering Department at kIT, annealing step. The resulting dopant profile is both highly
Rochester, NY 14623 USA (e-mail: swk8173@rit.edu).
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Fig. 4 A zoomed in view of the proximity diffusion process.
The various dopant fluxes are labeled. [3]
17 18 19 20 21 22 23 24
LOG,, C~,
Fig. 2 Figuring showing relationship between a shallow
junction depths and small radius of curvature and decreasing
junction breakdown voltage. [2]
Fig. 2 shows the reduction in junction breakdown voltage
as a function of shallower junction depths. This is due to the
resulting electric field from the decreased radius of curvature.
II. PROXIMITY DIFFUSION
Proximity uses inert disk, such as a wafer in this case, with
a deposited SOD layer. The source wafer is prepared by
coating Borofilm 100 ramped to 3000 RPM. It is then baked
at 200°C for 20 minutes in an air ambient.
The device wafer is HF dipped to remove any native oxide,
and placed in an AG 610A Rapid Thermal Processor
separated from the source wafer by 300 micron silicon carbide
spacers. This setup is shown in fig. 3.
o 0 0 0 0 0 0 0 0 0 0 0— Hgi~mpi
Tubr r——--——— ~
o o ~ e\e/e e~ o
fir’
1.~ With cesleG ~
Fig. 3 An illustration of proximity diffusion being performed
in an RTP system. [3]
The temperature is then ramped at 30° C per second up to
the soak temperature. As the wafers are heated the Boron in
the SOD layer diffuses out of the source wafer and is absorbed
onto the device wafer by gas phase transport. A small surface
reaction occurs resulting in a thin oxide. The Boron then
diffuses into the device wafer.
III. DEVICE FABRICATION
The process flow is shown in fig. 5. The n-well doping
is ion implanted to a surface concentration of 1x1017 cm3. A
field oxide is grown and patterned. The 100 A gate oxide
incorporated nitrogen to limit boron diffusion through the gate
into the channel. Polysilicon is deposited and patterned. The
proximity diffusion process is done forming the source/drain
regions as well as doping the poly gate. Finally, a TEOS ILD
is deposited, contact cuts etched, and aluminum sputtered.
Implant Phosphorus @ 100 keV 1.25E15 cm-2
Grow 2,500 A Field Oxide and Pattern
Grow 100 A Gate Oxide with N20 and Deposit Poly
N5= 1E17 Phosphorus
I
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Deposit 4,000 A TEOS and Pattern CC’s
N5 1E17 Phosphorus
I
Deposit 0.75 pm Aluminum and Pattern
‘Ti
N5= 1E17 Phosphorus
Fig. 5 Illustration of the PMOS transistor fabrication process.
One major processing issue was encountered. After
performing the proximity diffusion process, 4,000 A of TEOS
was deposited to serve as an ILD. The contact cuts were wet
etched in buffered oxide etch with surfactants. The
photoresist was removed and an RCA clean process was
performed prior to Aluminum deposition. During the RCA
clean, significant amounts of TEOS was removed. After the
subsequent aluminum deposition, some peeling of the metal
occurred. The most likely explanation is the proximity
diffusion process left a very thin layer of Borosilicates causing
the adhesion problems for the TEOS and peeling under stress.
The metal adhesion problem was due to the underlying TEOS.
The proposed solution is to perform an RCA clean
immediately after the proximity diffusion process.
IV. RESULTS
The devices were tested and working transistors were found
down to 0.6 micron mask defined gate lengths. Since the
processing was done using g-line lithography the resolution of
small gate lengths is limited.







Fig. 6 Id vs. Vd Family of curves for different gate voltages,
0.6 micron device with a 10 second diffusion at 950 degrees.
The threshold voltage for these devices was found to be -
3.1 Volts. A threshold voltage adjustment implant could be
performed in the future if needed. It was also determined that
the drain/source junction breakdown voltage matched the
theoretically expected values for ultra-shallow junctions with
a small radius of curvature.
950~ C for 10 seconds
L0.6um W=l2um
Vg (V)
Fig. 7 Id vs. Vg characteristics for a 0.6 micron gate length
PMOS transistor. The threshold voltage is extracted and







The SIMS analysis in Fig. 8 shows a very high surface
concentration with a junction depth of 30 to 40 A. The
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Fig. 8 SIMS analysis results showing the boron dopant
profile.
V. CONCLUSIONS
This was the first attempt at proximity rapid thermal
diffusion for patterned wafers here at RIT. The process
produced good working sub-micron PMOS devices down to
0.6 microns. This work provides a base for further research
work on scaled devices.
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Fabrication and Test Characterization of
Organic Poly(3 ,3” dialkyiquaterthiophene)
(PQT- 12) Transistors
Amy Huang, Rochester Institute of Technology, Student
Abstract—Organic thin film transistors (OTFTs) are
fabricated as bottom gate, top contact devices unlike
conventional integrated circuits. Transistors of various
dimensions with a top organic polymer layer that acts as
a semiconductor known as poly(3,3” dialkylquater
thiophene) (PQT-12) have been fabricated and
electrically tested. Two processes have been designed
prior to spin coating the PQT polymer: a) four heavily
doped boron wafers using the back of the wafer as a gate
with aluminum and chrome source/drain metal options
and b) five moderately doped boron wafers with
molybdenum or chrome gates with aluminum or molyb
denum source/drains. The devices fabricated on the
heavily doped boron wafers performed unfavorably
compared to the devices fabricated with metal gates. The
threshold voltages (VT) for the devices that exhibited
device transfer characteristics were extrapolated
approximately -8.5 to -9.0 V. The devices with wafer
gates show that Al as a source/drain metal exhibited high
gate leakage where VT occurs between -12.0 V to -25.0 V.
I. INTRODUCTION
Recently, much attention has been focused on
applications of organic thin film transistors as they can
be used as low-cost alternatives to amorphous silicon
technologies for printed electronics [1]. For large-area
devices and low-cost microelectronic applications
where high computer powers or switching speeds are
not needed, silicon IC technologies become
unnecessary and expensive. Plastic ICs composed of
organic transistors can potentially be manufactured at
low cost by solution processes such as coating,
stamping, printing, etc [2]. Fabricating ICs via jet
printing is particularly efficient and environmentally
friendly as it is a direct-write process, and is suitable
to the productive reel-to-reel manufacturing
procedures [2]. Organic transistors are also well-
suited with flexible substrates, thus allowing
fabrication of compact, lightweight, flexible, and
efficient micro-electronic products.
Organic thin-film transistors (OTFTs) fabricated
using solution-deposition techniques (e.g. spin-
coating, screen printing, inkjet printing) may also be
attractive for low-end electronic devices (e.g. radio
frequency identification tags) where the high cost of
packaging silicon circuits becomes restrictive. For
important useful applications, these OTFTs need to
provide field-effect transistor (FET) mobilities close
to that of amorphous silicon [3]. This will require
establishment of proper molecular order in the
semiconductors to achieve high mobilities [4,5],
since charge-carrier transport in organic semi
conductors is dominated by hopping [6], and
disordered materials are not efficient charge-
transporting media.
The simplicity of OTFT designs make them cost
effective thus allowing less demanding fabrication
steps. It is necessary for OTFTs to possess proper
molecular ordering that enables their charge carrier
transport [7]. PQT-l2 (Figure 1. (a)) polymer cast in
dichloro-benzene gives rise to a three-dimensional
(3D) lamellar stacking network (Figure 1. (b)) [8].
This special preparation allows PQT-12 to act as a
semi-conductor that exhibits charge transport capa
bilities. Prior to applying a PQT- 12 layer, a priming
layer known as Octyltrichlorosilane, 8 (OTS-8),
facilitates the adhesion of the polymer and promotes





Figure 1. PQT molecular structure shown as a) a 2-D structure
and b) 3-D rod-shaped lamellar stacking structure. [81
CI
CH3(CH2)6CH2— Si — CI
CI
Figure 2. Chemical formula of Octyltrichiorosilane (OTS-8)
II. PROCESS
Huang, A 24t~l Annual Microelectronic Engineering Conference, May 2006
A designed experiment consisting of nine devices
wafers has been implemented in this study. Five
moderately doped boron (p) wafers (5 — 25 ≤2~cm)
with cross sections shown in Fig. 2 have been
processed with the following layers: an oxide
foundation, a pattemed chrome or molybdenum metal
gate, a LTO gate, an aluminum or molybdenum source
and drain, an OTS-8 priming layer, and a PQT-12
polymer layer.
Al or Mo(1500 A) PQT layer Al or Mo (1500 A)
LTQ (1500 Aj
Cr or Mo (1500 A)
Al (1500 A)
Al (1500 A) PQT layer Cr [1500 A)
Figure 3. Cross section schematic of four heavily doped p-type
wafers
Four heavily doped boron (p+) wafers (0.002 — 0.05
c~cm) using silicon as the gate with cross sections
show in Figure 3 have also been processed with the
following layers: a dry oxide gate, a chrome!
aluminum source and drain, an OTS-8 priming layer,
and a PQT-12 polymer layer. The thicknesses of each
processed layer are also shown in Figures 2 and 3.
The four heavily doped boron wafers were
fabricated with two commonly used metals in the
semiconductor industry (aluminum and chrome) that
act as the source/drain of the device. The purpose of
this design is to test the performance of this type of
device in comparison to devices with only one
source/drain metal (aluminum). This approach may
demonstrate asymmetric source/drain operation due to
different metal-semiconductor contact behavior.
The five moderately doped p-wafers have chrome
or molybdenum gates, which are two commonly used
gate metals in TFT technology. Aluminum was not
chosen as a gate material as various studies have
indicated that its surface topography tends to be
rougher than chrome or molybdenum making it a
poor interface for a bottom gate layer. In order to
avoid a high temperature oxidation step, a layer of
LTO has been deposited as the gate dielectric and a
conventional source/drain metal was patterned.
Prior to coating all wafers with PQT- 12, an OTS-8
priming layer has been applied in order to enhance
adhesion of the polymer and promote its lamellar
stacking order. Each wafer was submersed in 0.1 M
OTS-8 in Toluene for 20 minutes at 60°C, rinsed in
isopropanol for five minutes, and air dried from the
method discussed in [9]. PQT-12 was then spin
coated at 300 rpm for 60 seconds on each wafer. The
wafers were then treated with a vacuum oven an
nealing step at 145°C for 30 minutes. Figure 4 is an
example of an Atomic Force Microscopy (AFM)
image taken of a PQT-12 polymer after being
annealed at 145°C for 30 minutes and cooled to 25°C
for two hours [3].
Figure 4. Atomic force microscopy (AFM) image of PQT-12 films
on OTS-8 treated Si02 surfaces annealed at 145°C for 30 minutes
and cooled to 25°C over a period of 2 hours. [3]
III. RESULTS AND ANALYSIS
Transistors of various dimensions (L x W) ranging
from 20 x 100 J.tm2 to 100 x 3000 l.tm2 and Van der
Pauw structures that determine the sheet conductance
have been fabricated and tested. Figure 5 (a) through
(c) are screen captures of the devices taken under a
20x Leitz microscope.
The device dimensions that have been studied for
comparison during electrical testing were 10 x 400
aim, 20 x 2000 ~.tm2, and 40 x 2000 jim2. The smaller
devices have proved to be more difficult to manually
probe with conclusive results.
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Figure 2. Cross section schematic of five moderately doped p-type
wafers




Figure 5. Screen captures of (a) 10 x 100 jim2 to 40 x 200 jim2 with
Van dcr Pauw 400 x 400 jim2, (b) same structures with Van der
Pauw 100 x 100 jim2 and 200 x 200 jim2, and (c) 10 x 2000 jim2, 20
x 2000 jim2, and 40 x 2000 jim2.
Every device tested has exhibited PMOS behavior.
The heavily doped p-type wafers demonstrated noisy
electrical behavior due to the back side of the wafer
acting as the gate (not shown). The gate being
present everywhere caused noise during testing and
the integrity of the device was sacrificed. The effect
of having two different source/drain metals on charge
carrier transport could not be tested.
The family of curves data in Figure 6 (a) and (b)
demonstrate that the sweeping direction of drain-
source potential (VD5) causes a strange behavior in
device operation. Figure 6 (c) shows that VT is
extrapolated to be -8.52 V due to the device being
relatively large in comparison to conventional ICs.
Cr Gate, Mo SID, 10x400 um~’2, Sweep Up








0 •10 ~ 3~) -40 50 -~
Vds
(a)
Cr Gate, Mo SID, 10x400 umA2,
Sweep Down
















-50 -40 -30 .~ -10 0
Vgs
(c)
Figure 6. Electrical data of (a) family of curves sweeping V00 from
0 to -60 V on a chrome gate, molybdenum SID device with 10 x
400 jim2, (b) family of curves sweeping V00 from -60 to 0 V on the
same device, and (c) los vs. V60 curve with a VT of -8.52 V.
Chrome and molybdenum gate contacts have been
compared for 20 x 2000 ~im2 devices in Figure 7 (a)
through (d). There is no notable difference between
using either type of metal, though the molybdenum
gate carries greater current than chrome for the same
device (Figure 7 (a) and (c)). In both ‘DS vs. VDS
curves, a dip in current exists between -30 to -35 V
shown in Figure 7 (b) and (d). This is possibly due to
22
(c)
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contact interface issues or polymer shelf life
degradation.
gate metal compared to aluminum for organic PQT
12 transistors.
I—vss=0v ------ Vgs=.IOV —Vgs=.20V —Vgs=-30V —V5s—-40V —Vgs=-50V1
Figure 7. Electrical data of (a) 20 x 2000 pm2 chrome gate,
molybdenum soured drain device, and (b) its 1~s vs. V0~ curve, (c)
20 x 2000 pm2 molybdenum gate with molybdenum source/drain
device, and (d) its Ins vs. VOS curve.
Figure 8 (a) through (c) all exhibit high gate
leakage where device operation occurs late where VT
is typically between -12 to -25 V depending on the
dimensions of the device. All three devices use
aluminum as their source/drain metal. This recurring
behavior supports the conjecture that molybdenum is
a superior source/drain metal as well as a superior
—Vgs~-10V~














Figure 8. Family of curves data for (a) 40 x 2000 .1m2 chrome gate
with aluminum source/drain, (b) 20 x 2000 pm2 molybdenum gate
with aluminum source/drain, and (c) 40 x 2000 pm2 molybdenum
gate with aluminum source/drain.
Testing conditions such as lighting, integration
time (short, medium, long) and VDS sweep direction
(high to low or low to high in magnitude) may have
an effect on the device transfer characteristics. The
light tumed on minimized noise in test data, which
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indicates that PQT-12 polymers are photoactive.
Optimal family of curves data were captured using
medium integration times, the microscope and
ambient light on, and sweeping VDS from low to high
(0 to -60 V).
IV. CoNcLusioNs
Transistors and test structures of various
dimensions have been designed on a four-quadrant
mask and PQT-12 devices have been successfully
fabricated and tested. Electrical data for the heavily
doped p-type wafers exhibited noise due to the back
side of the wafer acting as the device contact. The
electrical data show that 10 x 400 jim2 moderately
doped p-type wafer devices have a VT of -8.52 V.
Compared to chrome gates, molybdenum gates
generate higher current. The electrical behavior of
devices also demonstrated that molybdenum is a
superior source/drain metal compared to aluminum.
Devices with aluminum source/drains exhibited high
gate leakage and poor turn on potentials between -12
to -35 V. Optimal testing conditions include using
medium integration times, the microscope and
ambient light on, and sweeping VDS from low to high
(0 to -60 V). The dynamic hystereses of PQT-12
polymer as a semiconductor data require further
investigation to explain its behavior.
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Solutions to Resist Pattern Collapse for 45 nm
Lithography.
Jonathan Reese, Microelectronic Engineering Rochester Institute of Technology
Abstract—Two approaches to prevent pattern collapse of
45 nm photoresist features were explored to create a
process which minimizes the forces attributed to collapse
while increasing adhesion forces. Two different bottom
anti-reflective coatings (BARC), a first and second
reflectance minimum were examined in conjunction with
the experimental approaches. An initial characterization
of pattern collapse was performed to act as a control to
gauge the effectiveness of the experimental approaches
using an exposure matrix. The first approach implemented
a surfactant added to the de-ionized (DI) water rinse after
develop to decrease the capillary forces between the
features. The second approach created more topography
to the surface of the BARC in order to provide more
surface area for the resolved feature to adhere to.
Index Terms—pattern collapse, 45 nm half pitch, immersion
lithography, interferometry, surfactant rinse, bottom anti-
reflective coating etch, capillary forces, adhesion forces, 1°
minimum BARC, 2~’ minimum BARC
I. INTRODUCTION
The reduction of lithographic feature sizes has allowed
continuous growth for the semiconductor industry. Yet even
with new technologies there are certain physical limits to
current resist processes and technology. Trying to image
features below 100 nm leads to compromised integrity of the
resolved resist features and results in a problem known as
pattern collapse. Features begin to topple over and in some
cases become severely deformed. It has been realized that
there are at least three forces that can be attributed to pattem
collapse [1]:
1) The capillary forces that act on the structures during
development.
2) The adhesion between the resist features and the
underlying films.
3) The resists thermo-mechanical properties.
This study focuses on the capillary and adhesion forces and
demonstrates two experimental approaches to decreasing
pattern collapse of 45 nm equal lines and spaces in
conjunction with a comparison of a 1st and 2”~’ minimum anti-
reflective coatings (BARC). This first approach will be to
implement a surfactant into the development process to
decrease capillary forces to strengthen the resist. The second
approach involves etching the BARC film by a small amount
in order to create more topography to the surface so that there
will be more surface area for the resist to adhere. These two
approaches were experimented on separately to optimize
process parameters before implementing them both into a final




The majority of the forces acting on the resist that cause the
features to collapse occurs when the liquid from the develop
and rinse process remaining between the resolved features.
When the liquid level is below the height of the surrounding
features, a meniscus forms with some amount surface tension.
The actual amount of surface tension is dependent upon the
chemical components of the liquid. This is the point where the
force is greatest on the surrounding features. Figure 1
describes a maximum amount of stress allowable for a resist
feature with mechanical properties matching common polymer
based resists.
In order to decrease surface tension, the properties of the
liquid must be altered. For this study, an approach will be
used which adds a surfactant to the de-ionized water rinse post
wet develop. The addition of the surfactant will decrease the
contact angle of the liquid to the feature sidewall which is
related to the amount of surface tension applied to the feature.
Photoresist
a = Gycos8/D x(H/W)2 [2]
[~maximum stress y: surface tension 8: contact angle
H: height of feature D: pitch of pattern W: width of feature
Fig I Maximum allowable stress between photoresist features.
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BARC’s so that the critical thicknesses could be obtained
consistently.
Although both BARC’s were designed to minimize the
reflectance off of the Silicon substrate, the 1st minimum was
far more effective (Figure 3). The purpose for looking at the
different BARC’s was to investigate whether the two
approaches to minimizing pattern collapse would have varying
efficiency depending on the resist profiles caused by the




The adhesion between the resist and the undying film helps
to strengthen the integrity of a feature. In this case, the
underlying film is an organic based BARC. Adhesion is
directly related to the amount of surface area between the
resist and the BARC [3]. In standard processes, the BARC is
hard-baked, commonly at temperatures between 200CC and
215CC. This step cures the BARC and so any mixing of
chemistry between the photoresist and BARC is kept to a
minimum. Therefore, the adhesion between the BARC and the
resist is purely a physical property.
The BARC is spun on which provides a fairly uniform
coating. The hard-bake drives off much of the solvents and by
doing so leaves the surface with some slight topography. In
order to increase this topography, a dry etch was used. A low
power Argon (Ar) based plasma etch was explored as a means
to increase the surface topography. An illustration of the
process can be seen in Figure 2.
Standard process
PR~hVH~~
I Proposed process I
7
Low Dower olasma PR I
j~J,~Coat hv~~~:
-
Fig 2. Process flow for standard coat/expose/develop process and the
proposed process that includes the dry etching of the BARC.’
The use of a BARC helps to minimize constructive nodes
that form due to the interference effects of incoming and
reflected radiation off of an underlying interface between
different materials. These nodes result in resist features with
uneven profiles where there are portions of the resist with
different widths. The basic principle is that the BARC is
coated at a specific thickness, namely a multiple of a ¼
wavelength of the exposing radiation. Radiation that makes it
through the resist-BARC interface and then reflects off of the
BARC-Silicon interface will have had an optical path length
Y2 wavelength longer (phase shift of 7t) than radiation
reflecting off of the resist-BARC interface. These two beams
will deconstructivly interfere due to the it phase shift.
This study compared using two different BARC’s, a 1st
reflectance minimum and a 2~d reflectance minimum. Since
these coatings are dependent on thickness and optical
properties of the materials themselves such as the refractive
index, simulation was done to find the optimum thickness
(Tcrit) for each BARC. An initial study was performed to
obtain spin speed curves fro both the 1st and 2iid minimum
Fig 3. Thickness vs. Reflectivity of a bottom anti-reflective coating.
III. EXPERIMENT
A. Tools and Materials
For each approach, the Rochester Institute of Technology
system for immersion lithography (Figure 4) [4] was used to
expose 45 urn half pitch features (lines and spaces) with 2:1
aspect ratios, varying the exposure dose in a 6 x 6 matrix. The
reasoning for using an exposure matrix was to gauge the
effectiveness of the approaches on preventing pattern collapse
which is more prevalent when the features are either under or
over-exposed. If the number of exposure fields without pattern
collapse above and below a known good exposure level
increases, the approach can verified. From here on, percent
Exposure Latitude (%EL) will be used to describe this range
and its value is seen in equation 1.
%EL _ Emax — Emin x 100 [Equation 1]
Ebest
The Immersion lithographic system uses interferometry tc
expose the lines. The 193 nm goes through a chromelest
phase shift mask which acts as a diffraction grating. The ± i~
diffraction orders are collected and reflected to interfere witi
each other using a Smith-Talbot prism setup. Using water at
the immersion fluid, an effective numerical aperture (NA) ol
1.05 is achieved.
The 1st minimum BARC used for this study was suppliec
from Rohrn & Haas and the 2nd minimum BARC from Brewei
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Science. The resist and a top coat were both supplied from
JSR Micro. The top-coat helped prohibit any absorption of the
immersion fluid into the resist.
B. Characterization
An initial control experiment was performed in order to
have a standard process in which pattern collapse routinely
occurred. This process was used as a comparison to gauge the
effectiveness of both approaches at minimizing the amount of
collapse. To ensure there would be a process that would result
in pattern collapse, each BARC was not only coated at Tcrjt,
but also 15% above and below that thickness. This was to
diminish the canceling effect on the constructive nodes
formed in the resist profiles, making the features less robust.
With each BARC coated, a 6x6 exposure matrix was used
to observe pattern collapse in the under and over-exposed
regions. Four levels of pattern collapse were characterized in
order to have a standard to compare all treatment
combinations to.
Collapse Levels:
1) GL- Good lines with no collapse (Figure 5).
2) 2L- Adjacent lines collapsed into each other (Figure 6).
3) 3L- Groups of 3 lines collapsed into each other (Figure 7).
4) 4L- Four or more lines collapsed into each other, no good
lines anywhere in exposure field (Figure 8).
Fig. 8. Four or more lines collapsed.
The characterization showed that pattern collapse did occur
for both BARC’s. Not only was it prevalent for the samples
with BARC thickness above and below ~ but also in the
samples coated at ~ With pattern collapse demonstrated the
study continued next with implementing the two approached
to minimize the amount of pattern collapse that did occur.
Shutter Mirror
•193nm, lmJ/pulse, 200Hz
•1 .O5NA Prism for 45nm LIS
•Water used as immersion fluid













Fig. 6. Adjacent lines collapsed.
Fig 4. Schematic of R.I.T. system for Immersion lithography research.
______ 4 mm CL~12.4 ______ SR~
Fig. 7. Groups of 3 lines collapsed.
4 mm CL~9.O
no~no,nrt cL,a.~ sp.~
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C. Surfactant Added DI Water Rinse
Isopropyl alcohol (IPA) was used as the surfactant due to
its availability in most semiconductor fabrication laboratories.
Although it is a solvent, it has been used successfully as a
surfactant [5]. The IPA was added to DI water at three
different percentages by volume. It was assumed that high
concentrations off IPA would begin to damage the features by
dissolving them away so only 10%, 25% and 50%
concentrations were used.
Multiple samples using both BARC’s (with no etch) were
coated and exposed. Directly proceeding development, the
different IPA:DI water mixes were used to rinse the developer
away, then the samples were then air dried. After inspection, it
was seen that there was only a slight decrease in pattern
collapse with increasing concentration of IPA. For the ~
minimum BARC, the 50% IPA treatment eroded away the
BARC and cause complete collapse of all exposures on that
sample while the 2t~d minimum BARC sample showed further
improvement over the 25% sample.
D. BARC Etch Study
Due to the tight constraints on the thickness of the BARC,
an etch recipe had to be found which had a very controllable
(predictable) etch rate with good uniformity. Since the goal
was not to remove much material, a low power physical etch
using Ar was experimented with. A study was done varying
power, pressure, and flow. Before and after each etch, the
surface was examined using atomic force microscopy to
analyze the difference to the topography (Figure 9). The
process parameters that were concluded upon were; 50 sccm
of Ar, 75 W at 125 mtorr. The etch rates were approximately
13 A/mn and 27 A/mm for the 1st and 2~ minimum BARC’s
respectively.
Fig. 9. AFM analysis pre and post dry etch.
Once the surface was etched there was a concern about the
ability to spin coat a uniform layer of photoresist on the rough
surface. Initially, when an etched sample was coated using the
same process (spin speed and amount of photoresist) there
where some visible striations on the surface of the sample
towards the outside of the wafer. Due to the fact that the
exposure matrix only took up a small portion in the center of
the six inch wafer where the photoresist was fairly uniform,
the striations did not create a problem.
After a brief experiment varying spin speed and using a
greater volume of photoresist when coating, the striations
were minimized at the cost of some uniformity. It is believed
that a further study could optimize this process.
With multiple samples coated at T~10, the exposure and
develop was done using the standard development process
used for the control experiment. After development, the
samples were analyzed using scanning electron microscopy.
Even in under and over-exposed regions, no pattern collapse
occurred. This was an obvious improvement over the standard
process.
The only issue observed from this process were some
random areas where there appeared to be footing at the base of
the feature (Figure 10). Resist had not been fully developed
away making the base of the feature much wider than the
middle and top. With that type of structure, the feature is very
stable and would not likely collapse but are not desired due to
the inconsistent widths. As expected, these areas where the
features exhibited this footing were mostly in the
underexposed regions. A longer time in the developer could
compensate but for this study the time was kept constant.
E. Combined Process
Both the BARC etch approach and the surfactant added DI
water rinse approach was combined into one process to see if
there were any interaction between the two approaches. The
BARC etch recipe was used for both BARC’s and the 10%
IPA was used for the post develop rinse. Through out the
exposure matrix, the 2L type of pattern collapse was observed.
This was thought to be from the IPA dissolving away the
BARC from under the features causing the features to topple
into one another. This was seen for both BARC’s (Figure 11).
From the analysis it was theorized that there was a
mechanism associated with the rough surface of the BARC
that accelerated absorption of the IPA and the dissolving away
of the BARC. One reason might be an increase in small
crevices in the BARC at the base of the feature due to a pooi
coat of the photoresist. Essentially, a void at the resist-BARC
interface which opens up when the exposed areas between tht
resist are developed away.
Fig. 10. Footing observed on BARC etched sample.
Z range: 4.55 nm Z range: 4.955 nm
Rms (Rq): 0.363 nm Rms (Rci): 0.416 nm
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Fig. 11. Collapse due to interference
approaches.
F. Final Comparison
As seen in Table 1, both approaches decreased the amount
of pattern collapse by increasing exposure latitude, and in the
case of the BARC etch eliminates collapse. The surfactant
rinse did decrease the amount of pattern collapse but there is a
maximum concentration of the IPA where collapse begins to
occur. Another issue was that higher concentrations of IPA
dissolved away some of the resist in the under and over
exposed fields.
The combination of both approaches revealed that the use
of IPA does in fact start to dissolve away the BARC and can
cause pattern collapse by eating away the BARC from under
the feature. This combined with the capillary forces when the
liquid is evaporating caused the features to topple into each
other.
the features as the IPA rinse tended to do. Of note is that there
are many other surfactants that can be used to decrease
capillary forces and would likely perform better than the IPA
in a similar study. This study quantified improvements by
looking mainly at under and overexposed features where
pattern collapse occurs more regularly. Therefore, it can be
inferred that both of these approaches might appear to work
equally as well if all fields were exposed at the appropriate
dose for the process.
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1st ±15 ±22 ±26
~ %EL %EL %EL 0 No collapse
2nd
±4.3 ±14Mm. 0 0 %EL %EL No collapse
R.
Table I. Comparison of % EL between control, surfactant approach and
BARC approach.
IV. CONCLUSION
Both the surfactant added rinse used to decrease capillary
forces and the BARC dry etch used to increase adhesion did in
fact appear to decrease pattern collapse. The BARC etch
appears to be the most promising approach since it can
passively eliminate pattern collapse without distorting any of
effects of the surfactant and BARC
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Fabrication of Eight Level Micro-lenses






Abstract—As imaging and photonics technology is advancing
to smaller and complex devices there is increasing interest in
applications that make use of small micro-level optical elements
such as micro-lenses. Micro-lens fabrication is useful in
developing diffractive optical elements (DOE’s) that are used in
optical communication, optical storage, optical interconnection,
optical information processing and micro-optical sensors.
Another area where micro-lens fabrication can be used is in
characterization and optimization of illuminating sources of
lithographic projection systems. The objective of this project was
to fabricate eight level micro-lenses on a 5”XS” quartz substrate
designed for the 193nm exposing wavelength. A micro-lens is
fabricated as a Fresnel Zone Target (FZT) pattern which can be
used to characterize and optimize the illuminating source of a
lithographic projection system. Developing a fabrication
procedure for eight level micro-lenses will be helpful for further
research work in manufacturing micro-optical elements at
Rochester Institute of Technology’s Semiconductor and
Microsystems Fabrication Laboratory.
Index Terms—Diffractive Optical Elements, Fresnel Zone
Target, Micro-lens, Reactive Ion Etching
I. INTRODUCTION
FABRICATION of micro-lenses is useful in developingdiffractive optical elements which are commonly known
as DOE’s. DOE’s have a varied scope of applications such as
optical communication, optical storage, optical
interconnection, optical information processing and micro-
optical sensors. Another useful application of micro-lenses is
the characterization and optimization of illuminating sources
of lithographic projection systems. A micro-lens can be
fabricated as a Fresnel Zone Target (FZT) that can be
patterned on an image plane when it is exposed through an
illuminating source. This high resolution pupil diagram can be
studied and characterized to make adjustments to improve the
illuminating source.
The MEBES e-beam writer was used to create all patterning
on the quartz substrate. A layer of Aluminum was obtained
using the CVC 601 sputterer to reduce charging on the non-
conductive substrate. 1P3600 resist was used as an e-bearn
resist and coated using a spinner with a quartz plate chuck.
Plasma etching was performed on the DryTek Quad reactive
ion etching tool using a CHF3 plasma to etch quartz. The two
metrology tools that were used for obtaining etch rate and
profile topography measurement were Tencor P2 Profilometer
and the WYKO phase measuring interferometer. The P2, a
stylus profilometer, was used to monitor the etch depth on the
etch rate monitors after each etch. Since stylus profilometery
cannot be useful in determining the etch depth across features
that are less than 1 micron wide, the WYKO phase measuring
interferometer was used to obtain step height and 3-D profile
of the micro-lenses. The etch depth data was compared




A micro-lens was fabricated using a series of three
subsequent plasma etch processes that approximated the
curvature of a lens in a staircase type fashion with eight steps,
called levels on the lens. The maximum etch depth in a
substrate for a 2it phase shift is given by equation 1.
[1]
where, )~ is the wavelength of exposure and n is the
refractive index of the substrate.
However, in order to reach the maximum etch depth giving
eight different steps, a three etch methodology was devised.
Therefore, etch depth after each etch is given by equation 2.
2
[2]
where, M is the number of etch steps.
The progression of the fabrication sequence is presented in
the following figures. Figure 1, Figure 2 and Figure 3
represent the first, second and third etch steps of drnax/2, drnax/4
and drnax/S respectively.
— Etch = dm~x/2 —
ATTE P
Fig. I Deepest etch first with an etch of dm,~I2 giving a 2-step lens profile.
Fig. 2. Second etch of dm~~/4 giving a 4-step lens profile.
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Fig. 4. Representation of the radius of Fresnel Zones as shown on the first
fabricated level of the micro-lens process sequence.
C. Mask Layout
The layout for the micro-lenses was designed on AutoCAD.
As shown in Figure 5, the mask contained an array of nine
lenses which were designed for an exposure wavelength of
193 nm with focal lengths ranging from 4 mm to 40 mm
and radius ranging from 2SOjsm to 4001.tm. The minimum
CD on the mask was designed as 0.78 p.m.
31
Fig. 5. Mask layout with a) periodic array of nine micro-lenses and b) etch rate
monitors.
Etch rate monitors were periodically placed in groups of
three, one etch rate monitor for each etch as an etch rate
monitor is sacrificed after that particular etch. The etch rate
monitor has 200 microns equal lines and spaces in order to
perform stylus profilornetry on it to measure etch depth.




Fig. 7 Phase level 2 a) top down view of mask design b) cross-section view of
etched profile.
‘.‘~






Fig. 3. Third and final etch of d,,ax/8 giving an 8-step lens profile.
B. Fresnel Zone Target
The curvature of a micro-lens can be approximated by
considering the lens as a Fresnel Zone Target and calculating
the radius of each Fresnel zone using equation 3.
~rk+f —f=k2/N [3]
where, rk is the radii of kth fresnel zone designed for a lens
of focal length fat Nth phase level.
rk
Fig. 6. Etch rate monitor.
Figures 7 through 9 represent the patterns used to perform
plasma etch in respective order. Using equations 1 and 2, the
target etch depths were calculated as 172nm, 86 nm and 43
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Fig. 9 Phase level 8 a) top down view of mask design b) cross-section view of
etched profile.
III. FABRICATION PROCEDURE
Level 0 was the initial masking step, which provided
windows (aperture) in the chrome-coated mask plate to
provide the area where micro-lenses were to be fabricated.
Resist was used for pattern development. Exposures were





Fig. 10. Fabrication procedure diagram from sputtering aluminum to
developing resist.
Following the initial chrome-etching step, the micro-lens
fabrication sequence was performed on the windows of
quartz. 100 A of aluminum was sputtered on the substrate.
This was followed by spin coating 1P3600 e-beam resist. The
resist thickness was calculated to be 2500 A. The MEBES was
then used to write the first level.
Wet Aluminum Etch
After developing the quartz plate, a hard bake step was
performed at 150°C for 5 minutes. A wet aluminum etch was
performed by a 2 sec dip in Aluminum etch solution of 16
parts phosphoric acid, 1 part nitric acid, 1 part acetic acid and
1 part water. After a rinse and dry step the quartz plate was
plasma etched. In order to reach the required etch depth, a
series of short etches were performed so that no over etch
occurs. The resist and aluminum were then stripped in
respective etch processes. The quartz plate was rinsed and
dried and sent for a level 1 pattern write.
This entire procedure was repeated for level 2 to make a
four-level micro-lens and finally on level 3 to fabricate an
eight-level micro-lenses.
IV. RESULTS AND DISCUSSIONS
A. Flas.’na Etch Results
Parameter Value
Power 400 W
CHF3 flow 100 seems
Ar flow 50 seems
02 flow 5 seems
Pressure 300 mTorr
Etch Rate 107.5 A/mm
Table 1 contains the recipe parameters used to etch quartz.
The etch rate obtained using this recipe was calculated to be
107.5 Almin. Also, quartz to resist etch selectivity was
calculated as 40:1. With such a high selectivity the 1P3600 e
beam resist proved to be good masking layer during the etch
process.





PLASMA ETCH RECIPE PARAMETERS
Wet Aluminum Etch





Fig. II. Fabrication procedure diagram from wet aluminum etch to rinse
and dry step.
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Parameter Value
Pre Sputter time 300 s
Base Pressure SE-S Torr
Sputter Gas Argon
RF Power 2000 W
Pressure 5 mTorr
Deposition Rate 390 A/mm
Aluminum layer was required as a conductive layer on
quartz in order to prevent charging effects during e-beam
exposure. In absence of a conductive layer, during e-beam
exposure there is enough charge build up on quartz which
deviates the beam distorting the writing pattern.
C. Challenges at the Aluminum Etch Step
After level 0 patterning 1500 A of aluminum was deposited
on the quartz plate. A wet aluminum etch step was performed
in Aluminum etch solution of 16 parts phosphoric acid, 1 part
nitric acid, 1 part acetic acid and 1 part water. The etch rate of
this solution at 50°C was calculated to be 2600 A/mm and
hence a 36 sec etch was performed. After the etch, it was
observed under a microscope that resist was cleared
completely along with Aluminum. The possibility of lift off
was boiled down to three causes. Firstly, absence of hard bake
step, secondly, poor adhesion of resist to Aluminum and
thirdly the measure of undercutting was higher than the CD’s.
An experiment was designed to determine if any of these
factors have an effect on resist adhesion to aluminum. In this
experiment only 100 A of Aluminum was deposited on the
four substrates. It was found that the substrate with HMDS
prime and a hard-bake of 110°C for 1 mm showed a much
better adhesion during the wet aluminum etch step.
Since quartz is not a good conductor of heat and much
thicker substrate than silicon wafer, the hard bake step was set
at 150°C for 10 minutes.
The P2 profilometer was used to measure the etch depth





ALUMINUM SPUTTER RECIPE PARAMETERS
Fig. 14. Two level Micro-lens with a radius of 250 microns.
Fig. 15. A microscopic picture of a 4 level micro-lens.
Fig. 16. A microscopic picture of eight level micro-lens.
E. P2 Profilometer Results
Fig. 17. i-2 profilometer.
TABLE III
P2 PROFILOMETER ETCH RESULTS
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Level Etch Depth
Two Level 750 nm
Four Level 350nm
Eight Level 190 nm
Level Etch Depth
Two Level 650 nm
Four Level 427 nm
Eight Level 252 nm
Figure 19 represents the 4 steps of a four-level micro-lenses
as measured on the phase measuring interferometer. Each
peak is representing a level and hence it can be observed that
the respective etch depths of each level considering the top
quartz as the first level, is 427nm, 733nm and 1058nm. The
peak to right represents the chrome layer on top of the quartz
substrate.
Fig. 20. 3-D plot of an eight level Micro-lens.
The 3-D profile of the eight level micro-lenses did not look
very uniform. This was due to an over etch at level 1 which
was 750 nm deep etch. According to the design of the micro-
lenses the first desired etch depth was 172 nm. Due to
scheduling limitations and time constraints, the fabrication
was continued with deeper etch steps, perhaps useful as a
micro-lens at a different operating wavelength.
V. CoNcLusIoN
In conclusion, eight-level micro-lenses were fabricated at
the RIT’s Semiconductor and Microsystems Fabrication
Laboratory. A dry etch process was developed to fabricate the
eight level micro-lenses. The etch depth attained at the first
etch step was calculated as 750 nm on the WYCO tool and
650 nm on the P2 profilometer. Step height for 4 level micro-
lens was 427 nm on WYKO and 350 nm on P2 profilometer
and after the final etch, the step height for eight level micro-
lens was 252 nm on WYKO and 190 nm on P2 Profilometer.
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Workfunction Tuning of Molybdenum Gate by
Nitrogen Incorporation (May 2006)
Kazuya Tokunaga, Microelectronic Engineering Student
Abstract—Due to the aggressive scaling of CMOS devices, it is
necessary to provide a metal gate solution to replace the
conventional process known as a self-aligned poly-silicon gate.
Molybdenum (Mo) possesses several properties that make it
attractive as a CMOS gate electrode material. In addition, Mo
has been identified as a candidate for “single-metal / dual
workfunction” technology, with the ability to tune the
workfunction by the introduction of nitrogen. In this study, the
correlation between workfunction of the Mo gate and the
incorporation of nitrogen was investigated. The flat-band
voltage shift was extracted from the obtained C-V Characteristic
curves. Both reactive sputtering and ion implantation methods
provided a negative shift in the C-V characteristics. The
observed shift was greater for the ion implantation methods.
These results indicate that a Mo-gate process with incorporation
of nitrogen is a good candidate for replacing the self-aligned
poly-silicon gate process.
Index Terms—Molybdenum, Dual-workfunction, single metal
gate, nitrogen implantation
I. INTRODUCTION
THE requirements for faster, smaller, and inexpensiveelectronics in thi high technology world are mainly th
driving forces for increasing the packing density and
enhancing the speed of microelectronic devices. The primary
technique used to fulfill these demands is scaling of devices.
To allow further scaling and improve the transistor
performance, it is necessary to bring new materials into the
transistor arrangement for upcoming CMOS devices. The
scaling is carried out by following certain rules or principles
to reduce the transistor design without reducing its
performance. In spite of following these rules, problems will
arise in time.
The scaling requirements for upcoming CMOS generations
are generally directed by the International Technology
Roadmap for Semiconductors (ITRS). Every other year, the
ITRS identifies the technological confrontations and
necessities. In ITRS, the scaling factors generally fall within
two main application classes — high performance and low
Manuscript received May 21, 2006. This work was supported in part by the
Rochester Institute of Technology, Department of Microelectronic
Engineering. K. Tokunaga is with the Rochester Institute of Technology,
Rochester, NY 14623 USA (e-mail: kxt3362(d~rit.edu).
power [consumption]. For high performance model, the main
aim is to maximize the performance (speed) of devices.
Generally aggressive scaling is used to achieve this goal. For
low power model, the main aim is to minimize the chip power
consumption. The 2005 ITRS predicts that the polysilicon
gate electrode will be replaced with alternative materials by
2008 [1]. The reason for this prediction is that the scaling of
channel length and gate oxide thickness in a conventional
transistor heightens the problems of high gate resistivity,
polysilicon gate depletion effect (thus reducing drive current),
high gate tunneling leakage current, and boron penetration
into the channel region. Thus, the incorporation of a metal
gate technology will be necessary for future CMOS devices.
To choose alternative CMOS gate electrode materials,
several aspects must be addressed:
1. CMOS process compatibility (such as thermal stability of
material during high temperature annealing steps / etching).
2. Influence on gate dielectric reliability
3. Compatibility with advanced technology in future such as
use of high-k gate dielectric materials. Since ultra thin SiO2
gate oxide has presented reliability concerns, use of high-k
dielectric materials has been the focus of many recent papers
[2].
4. Appropriate gate work functions. In order to keep good
short channel performance and working threshold voltage, it is
important that the gate work functions of the n-FETS and p
FETS are close to those of n+ and p+ doped poly-Si for bulk-
Si CMOS devices.
It is not a simple task to introduce new materials into the
complex and well established conventional fabrication. For
successful implementation, newly formed metal gate
technology should be compatible with standard CMOS
processing with respect to process integration as well as
thermally and chemically stable. In addition, process which
develops uniform damage-free deposition and etching, and
selective etching process to prevent layer and mask resources
will be necessary.
Several material techniques and process incorporation
methods for achieving multiple gate work functions (and thus
replacing poly-Si gate process) have been investigated up to
date [2]. These include: use of single metal gate, use of dual
metal gate, and use of fully silicided doped poly-Si. Out of
these material techniques and process incorporation methods
for achieving multiple gate work functions, a process using
single metal gate has the simplest process requirement. Use of
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single metal gate step process, however, need to be carefully
considered. That is the working set of work functions is
needed in order to replace polysilicon gate electrode process
to metal gate process. In CMOS transistors, p- or n-type
doped polysilicon is used. The work function generally comes
out to be 5.2 eV for p-type and 4.1 eV for n-type [3]. To
achieve the favorable performance of the transistors, it is
required to have correct work functions of metal gate.
II. MOLYBDENUM METAL GATE
Among several candidates, Molybdenum was chosen to be a
possible candidate to be used in a single-metal dual gate work
function technology provided that an adequate and stable
work function shift can be obtained. Molybdenum is the
possible candidate for metal gate process for several reasons.
Molybdenum has characteristic of having a high melting point
of~2610°C and low coefficient of thermal expansion of 5X10
6 7°C at 20°C. The thermal processing processes generally
performed in a CMOS fabrication processes can be endured
by this characteristic held by Molybdenum. In addition,
Molybdenum gate provides significant reduction in gate
resistance as compared to doped polysilicon gate. This is due
to Molybdenum being one of the most conductive refractory
metals. Molybdenum possesses high stability in contact with
5i02 at high temperature [6]. Thin films of Molybdenum with
(110) crystallographic texture have been shown to exhibit
work function close to 5 eV on several candidate dielectrics
(hi-k dielectric). These properties endure the thermal budget
used throughout the conventional CMOS processes.
For single metal process, it is impossible to find a metal
that possesses two different work functions; molybdenum is
no exception. Therefore, several methods need to be
investigated for incorporating Molybdenum metal gates to
conventional CMOS technology. In this study, the correlation
between the work function of Molybdenum and incorporation
of Nitrogen was investigated. The methods used to
incorporate nitrogen were ion implantation and reactive
sputter deposition.
Reactive sputter deposition of Mo with the introduction of
nitrogen in the ambient results in the deposition of Mo~N~ (a
stoichiometric molybdenum nitride is MoN). The nitrogen
gas flow (ratio to argon) was varied in order to investigate the
influence on the gate workfunction. While this technique
would not enable a dual workfunction material, it was used as
an initial test of the chemical influence of nitrogen, avoiding
the influence structural changes induced by ion implantation.
Ion implantation of nitrogen into deposited Mo was also
performed, followed by high temperature annealing. Using X
ray diffraction (XRD), previous work has shown that
significant amorphization occurs during the implantation, and
recrystallization happens during subsequent high temperature
annealing steps. In addition, considerable segregation of the
nitrogen at the Mo/Si02 interface could result from the
nitrogen implantation and the high-temperature annealing
process. Either of these events may be the mechanism
responsible for inducing a workfunction shift [4].
III. PROCESS / FABRICATION
A. Treatment Combinations
In this study, Mo capacitors were fabricated with different
treatment combinations, as shown in Table 1 and Table 2.
TABLE I
TREATMENT COMBINATION USED FOR THE NITROGEN
REACTIVE SPUTFERING PROCESS
# N Gas Flow Ar Gas Flow Nitrogen %
I Osccm 21.6 scorn 0%
2 2 scorn 18 seem 10%
3 3.8secm 15.l2scem 20%
4 7 secm 10.51 seem 40%
TABLE II
TREATMENT COMBINATION USED FOR THE NITROGEN
IMPLANTATION PROCESS
# Implant Dose (cm2) Anneal Temp (°C)
1.OOX 10° No Anneal
2 5.00 X iO’~ No Anneal
~xox 1016 No Anneal
4 l.OOX 10° 600
5 5.OOX 10° 600
6 l.OOX 1016 600
7 l.OOX 10’s 700
8 5.00 X 10° 700
9 l.OOX 106 700
10 l.OOX 10° 800
H 5.OOX iO’~ 800
12 l.OOX 1016 800
B. Process Flow
The major process steps included sheet resistance
measurement, thermal gate oxide growth (500A), Mo
deposition with and without reactive sputtering, nitrogen
implantation (half of the wafer), LPCVD low temperature
oxide (LTO), high-temperature thermal annealing, aluminum
evaporation (quarter of the wafer), lithography (capacitor gate
definition), etch and sinter. A C-V characteristic curve was
extracted for each process. Fig. 1. shows the location of
different metal gates within the wafer. Different metals were
configured this way so that pure Mo gates and aluminum gates
could be used to create reference capacitance-voltage (C-V)
characteristics.
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Fig. 1. The location of different metal gates within each wafer. Mo =
molybdenum / Al = aluminum
1) Molybdenum Deposition: PE 2400A RF sputtering tool
was used to deposit 1500 A of Molybdenum. For reactive
sputtering, the nitrogen gas flow (ratio to argon) was varied.
Base pressure, depositing pressure, power, and time was held
consistent to make sure that only factor influencing the flat-
band voltage shift is due to the nitrogen gas flow. For the
nitrogen implantation process, nitrogen implantation energy
and anneal temperature was varied. Everything except for
those two factors were held consistent to make sure that only
they were influencing the flat-band voltage.
2) Nitrogen Implantation: implant energy of 80 keV and
implant species of 14N~ was used during the nitrogen
implantation. Fig. 2. shows the linear SRIM model for
nitrogen ion in Molybdenum with implant energy of 80 keV.
With this nitrogen implant energy, it was assumed that
nitrogen will be mostly implanted in the middle of
molybdenum metal, thus not causing any implant damage on
dielectric material andJor silicon.
ION RANGES
Ion ~ = 2220
Stt~9I. 3180
Fig. 2. The linear SRIM model analysis for nitrogen ion in Molybdenum with
implant energy of 80 keV. Molybdenum thickness of I 500A was used for this
analysis. The peak ion concentration was occurred at 752A which was close
to the middle of the molybdenum metal.
3) LPCVD low temperature oxide (LTO) Deposition: Mo
oxidizes in high temperature oxygen ambient, due to a poor
quality of Mo fabricated in our laboratory. Mo oxidizes even
in a sintering recipe (no oxygen ambient / low temperature
recipe). LTO was needed to be used as the protecting layer.
Fig. 3. shows the picture of molybdenum wafer with LTO on
the half of the wafer. This wafer was first deposited with
1SOOA of Mo then was put in Bruce furnace (annealed in
600C° for 15 minutes). Left half of the wafer was protected
with sooA of LTO, whereas right half of the wafer was not
protected. The side with LTO was not oxidized and
conductive, but the side without LTO was partially oxidized
and exhibited the less conductive surface. Several tests were
made (shown in TABLE III) with different temperature and
LTO thickness to choose the proper LTO thickness to protect
Fig. 3. The picture of molybdenum wafer after the annealing step (600C°).
The left side was protected with 500A of LTO, whereas the right side was not
protected. The left side stayed conductive, but the right half was oxidized.
TABLE III
OXIDATION INVESTIGATION:
DIFFERENT LTO THICKNESS / DIFFERENT TEMPERATURE
# LTO Thickness Recipe / Temperature




From this investigation, it was found that 1 000A of LTO
was a good protection for the sintering and 600C°/800C°
annealing step.
IV. RESULTS/ANALYSIS
The sheet resistance of twelve different wafers were
measured and shown in TABLE IV. Sheet resistance of
wafers were made sure to be consistent, since difference in
these values can shift the C-V curves itself. As shown in
TABLE IV, sheet resistance of twelve different wafers came
out to be really close with values of 97 to 105 ohms/square.
TABLE IV



























Fig. 4. shows the Capacitance-Voltage (C-V) characteristic
curves for the nitrogen reactive sputtering process. Increasing
in nitrogen flow appears to give negative shift to the CV
curve. A lateral shift is consistent with a workfunction












Fig. 4. Capacitance-Voltage characteristic curves for the nitrogen reactive
sputtering process.
Using Fig. 4, the flat-band voltage shift was extracted and
shown in TABLE V and Fig. 5. Increasing the nitrogen flow
gave larger negative flat-band voltage shift.
TABLE V
V~0 SHIFT FOR REACTIVE SPUTTERING PROCESS













Fig. 6. shows the Capacitance-Voltage (C-V) characteristic
curves for the nitrogen implantation process. The certain
implant/anneal treatment combinations resulted in degraded
C-V characteristics. The C-V curves shown in Fig. 6. are
representative characteristics for several treatment
combination that actually exhibited the C-V response.
Distortion (broader slope) as nitrogen dose increases
supports increased levels of interface traps. In addition, the
influence of temperature was confounded with the nitrogen
dose. It was very unusual that the other treatment
combinations exhibited failure, yet these three measurable
treatment combinations involved the three different nitrogen
doses investigated — and each one at a different temperature.
This indicates a strong interaction effect that is not
understood.
Fig. 6. Capacitance-Voltage characteristic curves for the nitrogen
implantation process.
Using Fig. 6, the flat-band voltage shift was extracted and
shown in TABLE V and Fig. 7. Increasing the nitrogen dose















Fig. 8. shows the log scale SRIM model for nitrogen ion fri
Mo at 80 keV. This analysis was done to find out why foi
several treatment combinations, C-V curves came out to bt
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CV Characteristic Curves
(Nitrogen Ion Implantation Process)
— Molybdenum
Molybdenum Nitrogen 10%
x Molybdenum Nitrogen 20%

























— 1E15 /cm2 Nitrogen Dose
(800C)
x 5E15 /cm2 Nitrogen Dose
(6000)
a 1E16/cm2 Nitrogen Dose
(700C)
-5 -4 -3 -2 .1 0
VoItmo IV)
1 2 3 4 5
TABLE VI
V05 SHIFT FOR NITROGEN IMPLANTATION PROCESS
Nitrogen Dose V~ Shift
1X1O’5 cm2 - 0.6 V
5X10t5 cm2 - 1.05 V
1X1O’6 cm~ - 2.0 V
Fig. 5. VFB shift for the reactive sputtering process. Increasing the nitrogen
flow gives larger negative flat-band voltage shift.
Fig. 7. V00 shift for the nitrogen implantation process. Increasing the
nitrogen dose gives larger negative flat-band voltage shift.
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damage on SiO2 was found out to be in the range of lxi 09 atoms/cm3
A. Both reactive sputtering and ion implantation methods
provided negative shifts in CV curves (either by more
nitrogen gas flow or dose). Shift was greater for the ion
implantation methods. For the reactive sputtering method, -
0.05 to -0.35V VFB shift was observed to be dependent on the
% nitrogen in the ambient. A lateral shift is consistent with a
workfunction change. For the nitrogen implantation process,
large VFB shift (-0.6 to -2.OV) was observed. However, severe
implantation dose might have caused interface damage.
Interface trapped charge could be held responsible for a large
portion of the threshold shifting observed.
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BioMEMS Wireless Pressure Sensor
Daniel V. Pearce, Undergraduate Student, RJT Microe
Abstract— A design and manufacture of a wireless pressure
sensor was proposed as a future tool for use in biological
monitoring. This device is designed to acquire pressure changes
through a change in capacitance. This is accomplished using a
large circular parallel plate capacitor separated by a micron of
air. The upper and lower plates are connected together via a
large planar inductor on the opposite end of the device. The
inductor and capacitor in a parallel form a resonant circuit with
resonant frequency equal to one over the square root of
inductance times capacitance. The resonant frequency can be
dependent on both the inductance and capacitance changes.
Since the inductance is fixed, the resonant frequency should
change with respect to the capacitance. The capacitance will
change as the pressure changes and therefore pressure can be
measured through frequency.
In the process of manufacturing this device, many
unforeseen problems arose resulting in structural and design
failures. These problems along with their discovered solutions
will be addressed.
Index Ter,ns—BioMEMs, Capacitive Sensor, Pressure Sensor,
Wireless
I. INTRODUCTION [1]
Medical science has evolved much since the time whenbleeding was performed regularly to k ep illness away.
Since that time, science has found new and better ways
to monitor vitals and evaluate potential problems. Despite all
the gains that have been made, there are still mistakes made.
The methods of measuring something as simple as blood
pressure often prove to be inaccurate or fallible. To quote, Dr.
Dose, “A patient’s blood pressure can be different depending
on who is taking it”. Statements like this, lead to the
assumption that there must be a better way.
It is the consistent idea that everything can be improved that
has led more recently to the pursuit of bioMEMS technology.
BioMEMS are nothing more than MEMS (Micro Electro
Mechanical Systems) that are being designed for introduction
into a biological system. There are many hurdles in reaching
this point.
The first and most important obstacle to overcome is that of
size. The acronym of MEMS tries to depict the desired scale
of such devices, but in truth, a lot of MEMS technology is
closer to being on the millimeter scale. The limitation of such
devices is that they can interfere with the operation of the
system they are being introduced into. It is most desirable for
such devices to be on the scale of a few microns. Fig 1 shows
an example of a second-generation device designed around the
turn of the century.
For the future, it will be necessary to reduce such devices in
scale. Ideally, these devices would be smaller than any blood
vessel in the body. This is reasoned based on the idea, that if
an implanted device were to break free and end up in the
blood stream, it would need to be small enough to not cause
any damage.
II. THEORY [1]
For a device to be implantable, a method of communication
is necessary. The method looked at most commonly is that ol
resonant frequency transmission. Ref. [2] discusses the use ol
what it calls a passive telemetry link. This design makes use
of an resonant frequency field to transfer energy to the
implanted device, which is used to operate the pressure sensor.
Fig 2 shows the basic schematic of this operational procedure.
Submitted May 22, 2006. This work was supported by the RIT Microc
Department (sponsored by Dr. Lynn Fuller).
Daniel V. Pearce is an undergraduate student at Rochester Institute of
Technology in the Microelectronic Engineering Program (phone: 585-734-
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Fig I. Example of an older scaled capacitive sensor. This device was used as
part of a telemetry based, capacitive system for measurement of pressure
changes. [2]
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The following sets of equations involve the characterization
of the telemetry link and the pressure sensor device. Data is
transferred through the modulated resonant frequency
absorption rate. This is then translated into an 8-bit unsigned
byte array.
T=2CX(VbiaS_VTN)(~_1) (1)
Equation (1) is used to determine the period of the output
pulse. Where Cx is the sensor capacitance of the large area
capacitance pressure sensor and n is the ratio of lh to 11, high
current to low current.
‘o =k~(J/~iaS_~N)2 (2)
Equation (2) depicts the standard relationship of saturation
current in a transistor. k represents the mobility term, WO is
the initial width and LU is the initial length. By inverting (1)
and then substituting (2), the device frequency can be
determined.
of input voltage, but dependent through k and the threshold
voltage on temperature.
The capacitance of a parallel plate capacitor, which operates
through deflection modulation, has been characterized in (4).
Where w(r) is the deflection of the diaphragm, d is the gap




Equation (5) depicts the finalized equation from (4) where
the formulas for deflection, w(r), have been substituted.
D=D0h3
— 12(1_v2)
ct represents the plate radius, csi is the intrinsic stress, h the
plate thickness, and 1(k) is the modified Bessel function.
Using a theoretical value of l.42x1010 Pa for DO, the
theoretical graph of pressure verses frequency as depicted in









Fig 2. Pressure sensor telemetry system for implantation, a block diagram.






The final equation (3) shows that frequency is independent
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III. PROCEDURE
Processing is performed on four-inch wafers that were n
type doped. The wafers are then processed using Chemical
Mechanical Processing (CMP) to polish the backside of the
wafers. This is done due to the need for backside lithography.
CMP is performed for 45 minutes using alkaline colloidal
silica to achieve a mirror like finish. The wafers are then
cleaned to remove any residual CMP particles.
A pad oxide of 500 A is grown using dry oxidation to
reduce stress on the subsequent nitride layer deposited on top
of the oxide. A split occurred in nitride processing due to
problems encountered. The first deposition was a 900 A using
a recipe titled “stoichiometric” nitride, which has a deposition
rate of 20 A/mm at 800°C. The second split was a 1500 A
nitride deposition using a recipe titled “factory” nitride, which
has a deposition rate of 75 A/mm. Table 1 depicts the recipe
differences as documented by the RIT SMFL. The nitride is
deposited using Chemical Vapor Deposition (CVD).
TABLE 1
800C Stoich. S1OC Factory
Nitiide Nitride
Actual Gas Flow (sccm) 10 DCS 60 DCS
200 NH3 150 NH3
Center ProfileTemperature SOOC S1OC
Pressure (miolT) 300 400
Nominal Dep. Rate 4 inch 20 A/mm. 74 A/mm.
Photolithography level one is performed using a five-inch
quartz plate for contact lithography. The lithography is
performed on a KA-l50 contact aligner. Shipley 1813 g-line
resist is coated using the SVG automated coat and develop
track. Lithography layer one is exposed on the backside of the
wafer. Exposure requires 20 seconds using default tool
positions for simplicity. Wafers are also developed on the
SVG track.
A short buffered oxide etch (BOE) is then performed for 1
minute to remove any oxynitride from the opened areas. The
nitride is etched using the LAM 490 plasma etch tool. The gas
used is SF6, which has the potential to etch the oxide and
subsequently the substrate underneath. Nitride has a known
etch rate of 629 A/mm and thermal oxide has an etch rate of
194 A/mm. Using endpoint detection utilizing wavelength
intensity measurements, it is possible to determine when the
nitride has been etched through.
A short BOE with an etch rate of oxide of 586 A/mm is
used to strip the oxide followed by a resist strip. A potassium
hydroxide (KOR) etch with an approximate etch rate of 1.2
~tm/min, is performed for ~ hours. This is to form for
rectangular pits leaving approximately 50 jim of silicon. Due
to the nature of KOH being a heavy metal that can cause
contamination of other systems, a decontamination clean, that
consists of hydrogen chloride and peroxide, is conducted for
twenty minutes. Following this clean, a one-minute BOE is
peiformed to strip any oxynitride that may have formed on the
surface of the nitride. A hot phosphoric acid etch is done to
remove the nitride with an etch rate for the factory recipe of
83 A/mm and for the stoichiometric recipe an etch rate of 116
A/mm.
A BOB is done next to remove the pad oxide and a 5000 A
wet oxide is grown to provide electrical isolation of the later
metal layers from the substrate. Aluminum is then deposited
using a physical vapor deposition (PVD) process on the CVC
601 sputter deposition system. The aluminum deposits around
—275 A/mm. Approximately 10,000 A of aluminum is
deposited over the front side of the wafer. Resist is then
coated over the front side of the wafer using a manual hand
spinner. Lithography level two is performed using backside
alignment on the contact aligner. The wafers are inserted
upside down with a drop of water to provide adhesion to the
mask plate. Using the alignment microscopes to align the
backside to the mask pattern, and then removing the masl~
with wafer attached and using the exterior alignment marks tc
align the second level mask to the front. The two layers ar
clamped together, the system is reset and then exposure occun
in a timed manner for 7 seconds.
Wafers are then developed using the hand develop spinner
They are then etched in an aluminum etchant to transfer tht
image to the aluminum layer. The aluminum etchant etches a
a rate of 2646 A/mm and therefore it is important to not ove:
etch due to potential undercutting. A layer of 1 jim of plasm~
enhanced chemical vapor deposition (PECVD) called TEOS




Fig 4. Theoretical pressure vs. frequency for the capacitive pressure sensor
utilizing RF communication. [2]
Pressure (mmKg)
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Photolithography layer three is the following step. Photo
resist is again applied by hand as it will be for all remaining
levels. This and all remaining layers are aligned through
backside alignment or physical feature alignment on the
surface. Photo layer three defmes the contact cuts that will
connect the first metal layer to the second. After
development, the contact cuts are etched using BOE at an etch
rate of 1440 A/mm for TEOS. The fourth level of lithography
defines the actual diaphragm of the device. The resist is left
after development; a 2 Jim layer of aluminum is then
deposited. Lithography layer five defines the second layer of
metal. The aluminum is etched using wet chemistry, and then
using acetone as a resist solvent, the resist is stripped from the
surface and the diaphragm resist creating a 1 jim spaced
capacitor pressure sensor.
8000 A of TEOS is deposited to insulate the final metal
layer. 3000 A of aluminum are then deposited over the
surface of the wafer. Photolithography layer six is then used
to define an etch mask for the device isolation from the
substrate. The aluminum is etched using wet chemistry and
then the backside is thinned using plasma etching in the
Drytek Quad. The wafer is then diced using a diamond wafer
saw and then plasma etched again to completely define the
outline of the device and then the aluminum is removed from
the surface to begin testing.
IV. RESULTS
During the first run, a major problem was encountered
when the hard mask failed to protect the wafer surface from
unwanted etch damage. The hard mask was the nitride layer
deposited in the beginning of the processing. During the first
run, the nitride that was deposited was the stoichiometric
nitride, which appeared to have failed to provide the necessary
protection. Fig 5 shows a picture of a broken wafer with etch
holes through it from the KOH etch.
The failure of the hard mask resulted in the breakage of the
entire first batch of wafers. One of the major failures that
occurred was that of an inability to maintain a vacuum seal on
any wafers. Due to the use of vacuum technology in most tool
systems, this made it difficult to continue processing following
the completion of the KOH etch. For the second run, a
different nitride recipe was used as mentioned in the procedure
section. A thicker layer of nitride was also deposited. The
comparison between the two recipes can be seen in Table 1.
A second run was performed. The previous issues were
overcome, and processing was completed up to the third
lithography layer. Another problem that was encountered was
in fact a problem from the beginning. The mask layers were
incorrectly manufactured and the first three layers consisted of
one design, and the second of a different design. The second
design was intended to be the final design, but
miscommunication resulted in the wrong design being printed.
As a result it was impossible to complete the processing.
Figs 6 and 7 show a comparison of images of photoresist on
aluminum for two different exposure times. Fig 6 shows an
exposure of 7 seconds and Fig 7 shows an exposure of 10
seconds. Figs 8 and 9 show the transferred image from the 7-
second exposure. Fig 8 shows a zoomed out view at 25x of
the features of the device and Fig 9 shows a 1 OOx view of one
of the inductor coils with 2 jim lines and 4 jim spaces.
Due to the incomplete nature of the project, no electrical
testing or performance testing was completed in order to
determine effectively the feasibility or practicality of this
project. At this time, the operation of this device is entirely
based on mathematics and theory.
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V. CONCLUSIONS
In conclusion, device processing was attempted two times
and no success was forthcoming. The first attempt reachec
step 20 and the second attempt reached step 24 out of the 40
step device process. In the second attempt it was found that
seconds printed the best 2 ~tm lines, but based on processin~
techniques, 2 iim lines and 2 ~.tm spaces could not be printe
successfully. It was also determined that 1500 A of nitrid~
using the factory recipe formed a better hard mask than 900)
of nitride using the stoichiometric recipe. Assuming a printin~
of the correct layers for mask plates one through three, then
Fig 8. Aluminum on oxide. 25x view of several devices.
Fig 6. 2 pm lines and 4 pm spaces make up a planar inductor coil.
Photoresist printed on aluminum. 7-second exposure.
t
previous Figs 6 and 7 after transfer of pattem.
Fig 7. 2 pm lines and 4 pm spaces at 10-second exposure. Same features as
the above figure Fig 6.
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third attempt to process these devices will be performed.
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End Point Detection of Plasma Etching Using
Optical Methods
Jeff M. Czebiniak
Abstract — The objective of this experiment is to obtain an
endpoint detection unit that can be used on all plasma etch tools
in the Semiconductor and Microsystems Fabrication Laboratory
(SMFL). This investigation examined one of the most common
methods for end point detection in plasma etching; optical
emission spectroscopy. Optical emission spectroscopy involves
monitoring the wavelength emission intensity of the plasma of
different species within the etchant plasma. From all of the data
collected in this experiment it was shown that the Ocean Optics
Spectrometer can be utilized for end point detection on any
toolset in the SMFL.
Index Ternis— Optical Emission Spectroscopy, Process Control,
Plasma Etch
I. INTRODUCTION
Plasma etching is a widely used technique in the
semiconductor industry and the need for in-situ process
monitoring of plasma etching is becoming greater as the
technology advances. Extremely tight control of all process
parameters must be maintained to increase throughput and
reproducibility. The greatest need for plasma process
monitoring arises in the determination of the etch end point
for a given process, which can reduce the degree of
overetching and underetching. For endpoint detection and
plasma diagnostic measurements optical emission
spectroscopy and laser interferometry are the most commonly
used methods in the industry today. There are other
techniques that are used to obtain information about reactive
ion plasmas, such as ellipsometry, mass spectroscopy,
Langmuir probe measurements, laser induced fluorescence,
coherent anti-stokes spectroscopy, and infaredlvisible region
absorption spectroscopy, but these methods are primarily used
for research since they are experimentally more demanding
than the previous techniques.
For a typical etch process, the required film thiclcness is
etched away and then the etch process continues until a
specific over-etch time has been completed. The over-etch
time must be long enough so that the etch layer has been
removed at every position on the wafer surface, but must also
be short enough so that the etch layer is not unacceptably
eroded or the layer underlying the etch layer has not been
etched.
II. EXPERIMENTAL SETUP
A high-resolution spectrometer from Ocean Optics,
along with a fiber optic cable from Ocean Optics and a
Winbook laptop, was used to monitor various plasma spectra
in this experiment. A photograph of the setup is shown in Fig.
1 a.
The characterization of spectra during etching of thin film
materials was examined on three different toolsets: (i) LAM
490 Plasma Etch, (ii) LAM 4600 Metal Etch, (iii) and Drytek
Quad RIE. On each of these tools, mounting hardware for the
fiber optic cable was fabricated and is shown in Figs. lb-id.
The etching methods were done using four film stacks: (i)
oxide on silicon, (ii) polysilicon on oxide, (iii) nitride on
oxide, (iv) and aluminum on oxide.
III. PROCEDURE
The end point detection was characterized for the oxide,
nitride, and polysilicon films on the LAM 490 Plasma Etc~
tool. From each of these characterizations the end poin
obtained was compared to the data collected from the curren
Fig. I a) Ocean optics spectrometer with ‘~ )k laptop and t ~r optic
cable. b) Fiber optic cable mounting hardware on the LAM 490 c) Drytek
Quad RIE d) LAM 4600.
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end point detection of the tool. In Fig. 2 there is a plot from
the current endpoint detection system for a nitride on oxide
film stack, and in Fig. 3 there is a plot from the Ocean Optics
spectrometer for a nitride on oxide film stack.
The recipe that was used on the LAM 490 for etching the
nitride film was a power setting of 125 W, a pressure of 260
mTorr, a SF6 gas flow of 200 sccm, and a gap of 1.65 cm.
The current endpoint detection on the LAM 490 is a reactive
gas analyzer that filters light at wavelengths of 405 nm and
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The spectrometer settings for the above plot were set to
monitor the plasma wavelength at 706 nm, a bandwidth of 5
pixels, in which one pixel is approximately Y2 a nanometer, an
integration time of 250 ms, and a multiplying factor of one.
Even though each end point detection unit was monitoring a
different wavelength, the increase or decrease in the plasma
intensity response was consistent. This verified that the
Ocean Optics spectrometer could in theory be used to detect
the end point on various other plasma etch tools in the SMFL.
The next tool that was utilized was the Drytek Quad RIE. The
end point detection was characterized for nitride film on a
silicon substrate, and oxide on silicon films stack.
Fig. 4 shows a plot from the Ocean Optics spectrometer for
a nitride on oxide film stack using the Drytek Quad RIE. The
recipe used on the Drytek Quad RIE for the nitride film was a
power setting of 200 W, a pressure of 250 mTorr, a SF6 gas
flow of 20 sccm. The spectrometer settings for the Drytek
plot were set to monitor the plasma wavelength at 706 nm, a
bandwidth of 5 pixels, an integration time of 200 ms, and a
multiplying factor of one. The characterization of aluminum
on oxide film stack was also done on the LAM 4600 Metal
Etch tool.
A pattern density experiment was done in order to monitor
the change in wavelength intensity during an endpoint with











L -~ .~ ~ ~
600 610 620 630 640 650 660 670 680 690 700 710 720 730
Wavelength (nm)
Fig. 2 Data collected from the current endpoint detection system on the LAM
490 Plasma Etch of a Nitride on Oxide film stack. The spectrum was
monitored at 405 nm and 520 nm.
Fig. 4 Time acquisition collected from the Ocean Optics spectrometer on the
Drytek Quad RIE of a Nitride on Oxide film stack. The spectrum was
monitored at 706 nm.
Pattern Density
Fig. 3 Time acquisition collected from the Ocean Optics spectrometer on the
LAM 490 Plasma Etch of a Nitride on Oxide film stack. The spectrum was
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Fig. 5 A plot of the percentage of pattern area vs. the percentage of change in
the intensity of the endpoint.
Fig. 5 shows the data collected and verifies that as the open
pattern area decreases the change in intensity decreases
linearly. The slope is approximately 1.1, which is very close
to the expected slope of one. As a result when etching small
pattern areas, such as contact cuts, it would be wise to have
test areas outside of the devices to enhance the signal of the
spectra.
IV. CoNcLusioN
From all of the data collected in this experiment it was
shown that the Ocean Optics Spectrometer can be utilized for
end point detection on any toolset in the SMFL. It was
verified that the Ocean Optics Spectrometer endpoint
compares favorably with current endpoint detection on LAM
490. From the result of this data the spectrometer was moved
over to the Drytek Quad RIE, which does not have an
endpoint detection system currently on the tool. By
successfully characterizing the endpoint for multiple film
stacks on this tool it was verified that the Ocean Optics
spectrometer can be used for end point detection on any of the
plasma etch tools in the JUT cleanroom. Being unsure of what
size an open pattern area must be in order to clearly obtain an
endpoint, it was showed that the relationship between the open
pattern area and the change in wavelength intensity is linear.
Therefore, when etching small patterns, such as contact cuts, it
will be difficult to obtain an endpoint. This experiment took
approximately 60 tool hours in the cleanroom at a cost of
approximately $3000, which is well under the $5000 budget
that was given.
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Alignment in Electron Beam Lithography
Stoyan J. Jeliazkov
Abstract— Alignment was accomplished as the ultimate goal in
the development of an electron beam lithography process. System
was based on LEO EVO 50 scanning electron microscope at
RIT’s Semiconductor and Microsystems Fabrication Laboratory
(SMFL) with external writing control software package NPGS v
9.0.160. Preliminary work included investigation of line- and
area-pattern writing in negative tone AZ nLOF 2020 resist
diluted 1:2 with PGMEA and pattern transfer into silicon
substrate via plasma etch. Manual alignment with ±100 nm
translational accuracy across a 100 jim writing field was
demonstrated.
Index Terms— alignment, electron beam lithography.
I. INTRODUCTION
ELECTRON beam lithography (EBL) is an attractivedefinition method for nano-scale device research due to
the following qualities: naturally, its nano-scale
resolution, flexibility in layout design, and the possibility of
being performed in a standard scanning electron microscope
(SEM). Field-emission SEMs have been shown to image lines
as narrow as 20 nm [1]. Layout designs for EBL are stored
and used electronically which makes them easily accessible
for corrections and do not involve extra costs unlike
conventional photo-masks. Finally the resources necessary to
equip a standard SEM with writing capability are by orders of
magnitude less than what a commercial EBL system is worth.
II. THEORY
A. SEM Writing Methodology
To better understand the implications of various factors in
EBL it is important to consider the method of pattern writing
with an electron beam. Any design layout, independent of
feature shape and size, is eventually broken down into discrete
exposure elements (Fig. 1) which correspond to addressable
locations in the writing field. These are visited by the beam in
a programmed sequence and are given a programmed charge
dose. If a number of such exposure elements are spaced
closely enough in one dimension they will image as a thin line
and similarly in two dimensions the result will be an area.
If an instant of point exposure is taken into consideration
one can realize the complexity of the exposure process. Figure
2 shows a simple scenario of resist film on substrate with a
stationary electron beam of normal incidence. Note that the
purpose of this diagram is to only illustrate concepts and not
to model any particular observations since quantification of
the latter is beyond the scope of this paper. First phenomenon
to be expected in this situation is electron scattering leading to
beam dispersion inside the resist-substrate system. This causes
the energy dose to be effectively delivered to a larger area
than the beam cross-section which further implies that a line
of exposure elements will generally be wider than the
diameter of the beam used to write it. The line-width may be
partly dependent on the exact dispersion profile which must
be a function of electron energy and resist material. On the
other hand the 3-D region defined by scattered electrons has at
least two important energy characteristics: net spatial
distribution and quanta distribution. It is certainly important
how energy is distributed but it also makes sense to consider
the portions or quanta in which it is delivered over the 3-D
electron dissipation region. It is very likely that certain quanta
are consumed in resist transformation and others are useless.
Another source of side-effects that may influence the quality
of imaging is the resist-substrate interface. Depending on the
substrate material it may come to electron backscattering or
X-ray emission into the resist.
Fig. 1. SEM exposure of lines and areas. Energy distribution of exposure
elements normally overlap to create a more complex energy distribution.
B. Electron Beam-Resist Interaction
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Considering the complexity of resist exposure with electron
beam it is often more practical to optimize the process through
experimentation using the above principles merely as
uidelines.
Fig. 2 Diagram of electron beam dispersion in resist.
C. SEM System Performance
Besides the technicalities of writing and exposure there is
another important aspect of EBL and it is the system used to
generate and control the beam. A standard SEM, being similar
to an optical system, suffers from aberrations as well. For
ideal imaging and writing performance the beam should focus
in a perfect cylindrical shape that would move in a perfect
plane when the beam is deflected. In practice however this is
not the case and great effort is invested in tuning the system as
close to these conditions as possible for best writing results.
Small features such as lines of single exposure elements are
very sensitive to the beam cross-section shape. Two most
common aberrations are astigmatism which causes the beam
to focus in a complex elliptical cylinder and spherical
aberration of the focus field which causes defocus away from
the centre of the writing field. Astigmatism is normally
correctible to a great extent while spherical distortion
naturally becomes an issue when larger writing fields are
used; in SEM terms this would mean from approximately 500
~im and up to maximum depending on the tool’s capability.
III. EXPERIMENTAL PROCEDURES
A. Sample Preparation
Samples were prepared by cleaving approximately 1 cm2
pieces from 4” bare silicon (100) wafers. Any dust was blown
off with compressed nitrogen and pieces were baked several
minutes at 150°C to dehydrate surface. Once cooled, they
were primed with HMDS at 4000 rpm for 50 s immediately
followed by application of resist at same settings. The resist
was a 2:1 mixture of PGMEA and AZ nLOF 2020 that yielded
300 nm films — thin enough for electron beam exposure.
Resist was soft baked at 90°C for 60 s.
B. System Preparation
Before each writing session the SEM was thoroughly
prepared for optimal performance. The following procedure
was used:
1. Degauss lenses.
2. Adjust electron gun shift/tilt for maximum specimen
current.
3. Using golden standard alternately zoom in and focus
until 200KX magnification is reached.
4. Alternate adjustment of astigmatismlfocus wobble
until best image is achieved.
5. Measure and record specimen current using faraday
cup on sample holder.
6. Enter current value in NPGS job-file(s) to be
executed.
C. Writing
Prior to writing on a sample special marking was applied in
order to define locations for writing so that the images could
be easily found. Such marking would normally consist of a
straight scratch across the sample with a few tick-marks near
the centre. After system preparation the end of the large
scratch was found at the edge of the sample and used as a
guide to the tick-marks. The tip of each mark could then be
used as a starting point of a writing job; there would usually
be many small particles to focus the beam on. For better
accuracy focusing was done at magnification about ten times
higher than the job was to be carried out at. Once focusing
was done SEM control was transferred to NPGS and writing
was initiated.
D. Developing
Developing was done in MF CD-26 for 60 s followed by DI
water rinse and drying with compressed nitrogen. The scratch-
marks remained clearly visible and greatly facilitated looking
up the image for inspection.
E. Etching
Prior to etching samples were hard-baked at 140°C for 90 s.
Etching was carried out at 75 mTorr in SF6(4 sccm)/CIIF3(16
sccm) plasma with RF power input of 185 W for 3.5 mm. For
the process samples were placed on a bare Si wafer to
minimize contamination.
F. Alignment
The only way for NPGS to make use of the alignment
marks is through SEM imaging. In order to avoid exposin8
device area while doing this the software allows for selective
scanning in user-defined areas also known as alignmeni
windows. These windows are normally twice the size of the
marks and are centered at the same coordinates in layout. Jr
order to make use of them the device area must already be
pre-aligned accurately enough so that the marks are at leasi
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3 Images of alignment marks in alignment windows. lo,. .~ft window
currently being scanned
What complicates pre-alignment of the device area is the
fact that SEM imaging is the only accurate feedback of its
location however it cannot be used because this will expose
the entire resist over it. For this purpose a sacrificial pre
alignment feature was introduced. This feature is written
along with the first lithography level and therefore naturally
shares the same orientation; in addition the distance between
them is well known. Prior to alignment this feature was found
and used to properly orient the sample by aligning the feature
with the SEM field of view (Fig. 4). Once this was
accomplished the beam was blanked and the sample stage
moved a distance equal to the separation between the pre
alignment feature and the device area thus accurately
Fig 4 Pre alignment r rieia of view
Once alignment procedure was initiated NPGS started
scanning the alignment windows and large portions of the
alignment marks appeared in them. The fine alignment was
accomplished by using the alignment overlays - graphical
outlines of the alignment marks displayed within the
alignment windows. These outlines were dragged and dropped
over their corresponding alignment mark images by using the
computer mouse and the software was commanded to read
their locations. After performing the necessary shift/rotate
correction to the writing field the alignment marks were
scanned again and their images appeared almost perfectly
centered. After a few iterations of the previously described
process the software was commanded to do final recalculation
and start writing the second level. This was a manual
alignment procedure with NPGS. Automatic alignment
functions in a similar manner only the positioning of the
overlays is done by the software.
Fig. 5 ~l ..~ pinwheel array.
The pinwheel array (Fig. 5) was the first pattern written due
to short writing time and excellent characterization
capabilities. It is entirely composed of single exposure
element line segments and therefore very sensitive to beam
tuning; in addition the spokes are oriented in six different
directions which makes them excellent detectors of distortion
in beam cross-section. Smallest reproducible line-width
observed was 48 nm (Fig. 6) imaged with line dose of 50
nC/cm and 7.18 nm spacing between exposure elements.
Figure X also displays unequal spoke width, an imperfection
that persisted in all pinwheel arrays written in spite of
meticulous astigmatism correction. It is suspected that the
source of this aberration was the irregular emission source
image of the LaB6 crystal. The gravity of the effect was not
large enough to impede this work’s progress.
IV. RESULTS AND ANALYSIS
A. Exposure Element Lines
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Area patterns are generally less sensitive to beam distortion
since it only affects the outline and the amount of error is
usually much smaller than their gross dimensions. For
instance if the beam has an elliptical cross-section that is
oriented along one of the sides of a square feature it will
technically image as a rectangle (Fig. 7) however this is barely
noticeable. The real problem with area patterns is writing time
due to the generally greater number of exposure elements
involved. Whereas optimization of line imaging may tolerate
trading of time for dose this may not be acceptable when large
areas are in question. With the working resist an area dose of
2600 ~.tC/cm2, 31 nm exposure element separation with 25 fC
per element a 4.6 jim square was imaged with target side
length of 5 J.tm. At such settings it would take 14.5 minutes to
expose a 50 jim square with specimen current of 75 pA. Even
though experimental results showed that lower doses were
possible the reported setting was found to be acceptable for
the purposes of this work.
f ~ Mag= 2OttOKX
Fig. 7 Target square of 5 tm side-length exposed with 2600 pCIcm2 area dose
and 31 nm exposure element separation images as a 4.615x4.650 jim
rectangle.
C. Dry Etch
AZ nLOF 2020 showed sufficient masking properties.
Silicon to resist etch selectivity was calculated to be 1.33. A
nearly anisotropic 200 nm deep etch (Fig. 8) was observed
after 3.5 mm of etch time. Such depth was sufficient to create
a relief image in silicon that would be easily seen with the
SEM even when covered with resist. This meant that it was
possible to create high contrast alignment marks.
~
I~







Fig. 9 First results in alignment.
First alignment attempt was done on a two level sample
design available with NPGS. Results were encouraging (Fig.
9); no noticeable error in y and a slight offset in positive x. For
the sake of better evaluation a lOx 10 array of overlay verniers
of 100 nm resolution was designed to span a 100 jim square
field. The two layers of this test pattern were manually aligned
with a ± 100 nm accuracy tolerance. By visual inspection lOG
nm offset in x and 0 nm in y were observed (Fig. 10). In
general the vernier array provides enough data for a thorougl~
overlay error analysis however this procedure was fbi
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Fig. 10 Centre of overlay vernier array. Nc trly pert ~ct alignment 11
approximately 100 nm displacement in x can be noticed.
V. CONCLUSION
With such promising first results in alignment and all
preliminary processes a solid foundation has been laid for a
functional electron beam lithography process at SMFL. The
ultimate goal of this development will be to adjust, optimize,
and apply this process in the fabrication of a variety of classic
and novel nano-scale devices.
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Development and Characterization of a RIE
Process for Anisotropic Trenches in Silicon
Dan R. Ghiocel
Abstract—Reactive Ion Etching (RIE) is an important
process widely used in the fabrication of micro-electro
mechanical-systems (MEMS) especially for microfluidic
channels. The purpose of this investigation was to develop
a process for anisotropic trenches in silicon using the
Drytek Quad reactive ion etching system available at the
Semiconductor and Microsystems Fabrication Laboratory
at Rochester Institute of Technology. The etch profiles
were analyzed using Scanning Electron Microscopy (SEM)
and the aspect ratio dependent etching (ARDE) effect, and
the etch anisotropy were characterized. At the end, this
investigation demonstrated highly anisotropic trenches
etched in silicon. A baseline process for etching anisotropic
trenches in silicon using the Drytek Quad was established.
Index Terms—ARDE, etch anisotropy, etch rate, reactive ion
etching, undercutting
I. INTRODUCTION
D RY etching of silicon is preferred over wet chemicaletching because it provides numerous advantages. These
advantages include: the elimination of handling
hazardous acids and solvents, the ability to achieve both
anisotropic and isotropic etch profiles, the achievement of
wanted directional etching without using the crystal
orientation of silicon, high resolution, less or no undercutting,
repeatable results, and better process control. However dry
etching does utilize several toxic or corrosive gases. RIE is a
plasma-based process that uses radio frequency (RF) power to
drive the chemical reaction. RIE is a process of physical
etching combined with a chemical reaction. For this process,
the etching is accomplished by ionic bombardment. There are
several parameters that can be changed to obtain different etch
characteristics. These parameters include RF power, pressure,
and gas flow. For the silicon etch, the gases pumped into the
system were sulfur haxaflouride (SF6), argon, and CHF3. At
first samples were etched using the sulfur hexaflouride gas
only. Then argon and CHF3 gases were added to the recipe
This work is part of the senior design project requirement for a B.S. degree
in Microelectronic Engineering at Rochester Institute of Technology (RIT).
The results of this project were presented at the 241h Annual Microelectronic
Engineering Conference on May 17h, 2006 at RIT in Rochester, NY. Dan R.
Ghiocel is with the Microelectronic Engineering Department at Rochester
Institute of Technology
and their influence on the etch depth, undercutting, and etch
anisotropy were studied. Preliminary tests showed that argon
was a better choice for anisotropic silicon etch profiles than
CHF3.
An important factor that determines the etch rate and depth
uniformity is the aspect ratio dependent etching (ARDE) also
known as the “RIE lag.” Due to this effect it is expected that
the opening in the mask has a significant effect on the final
etch depth of the trench. One of the goals of this project was
to minimize this undesirable effect.
A. Initial Tests
II. PROCESS DEVELOPMENT
For this project several 4-inch wafers were used. The wafers
were coated using Shipley 81 2TM g-line photoresist, and then
exposed and developed. The resist was hard baked at standard
conditions of 125°C for 60 seconds. The lithographic mask
used for this investigation had lines ranging from 0.6ism to
10p.m. In some regions of the mask the lines are isolated,
while in other regions the lines are dense.
At first, it was desired to observe if photoresist alone wouh~
be able to act as an etch mask. A time evolution checl~
showed that photoresist alone was not sufficient to mask the
etch for longer than 5 minutes. The conditions for this etci
were: chamber pressure 8Omtorr, SF6 gas flow of 50 sccrn
power of 200 watts, resulting in a DC Bias of 63Volts. All
etches in this investigation were done in chamber 1 of tht
Drytek Quad.
Fig. 1. Top view of an etched sample showing the lines on the
mask
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Fig. 2. Time evolution etch using photoresist as an etch mask
after 2 minutes of etching
Fig. 3. Time evolution etch using photoresist as an etch mask
after 5 minutes of etching
B. New Etch Mask
The most commonly used masking material for silicon trench
etching is silicon dioxide (Si02). Silicon dioxide is preferred
over other masking materials such as silicon nitride or
photoresist, because of its high selectivity. Thermal oxide is
preferred over PECVD oxide or TEOS because of its higher
density. About 1 .6tim of thermal oxide was grown on several
wafers. Lithography was performed and the resist was hard
baked at a high temperature of 270°C for 5 minutes for etching
purposes. The thermal oxide was etched using the following
recipe: chamber pressure of 80mtorr, a CHF3 gas flow of 70
sccm, and a power of 220 watts, resulting in a DC Bias of 451
volts. The etch time was 30 minutes long.
Fig. 4. New etch mask: thermal oxide with hard baked resist
—
Figure 5. New etch mask: 5~im array lines
C. Preliminary Tests
Several samples were etched using the conditions shown in
Table 1. Rather than etching full wafers, the wafers were
cleaved and just a piece of silicon was used for each etch.
When introduced in the etch chamber, the piece of silicon was
sitting on top of a real wafer in order to reduce loading effects.
At first the samples were etched using the SF6 gas only. A
low pressure is required for an anisotropic etch. Considering
the gas flow rates used, the lowest pressure accepted by the
Drytek Quad was 30mtorr. The first three samples were used
to observe an etch time evolution for 5, 10, and 15 minutes.
For this the etch conditions were: chamber pressure of
30mtorr, a SF6 gas flow of 60 sccm, and a power of 240
watts. Sample #4 was etched using a lower power of 160
watts. In order to make the etch anisotropic other gases must
be added to the recipe. For this investigation, the gases used
were argon and CHF3. After analyzing the results using the
SEM, it was observed that the sample etched using argon
exhibited a higher anisotropy than the sample etched using
CHF3. The next samples were etched using different ratios of
SF6 and argon gas flows and the etch anisotropy was
calculated. Sample #9 was etched using a higher power of
320 watts, and it was compared to sample #7, which used a
lower power of 240 watts.
Sanple Power Pressure SF6g~flow OtherGases DCBias EtchTime
# (watts) (nitorr) (scem) (sccm) (volts) (usin)
1 240 30 60 None 270 5
2 240 30 60 None 273 10
3 240 30 60 None 270 15
4 160 30 60 None 220 10
5 240 30 60 CHF3 30 326 10
6 240 30 60 Argon 30 375 10
7 240 30 60 Argon 60 373 10
8 240 30 30 Argon 60 439 10
9 320 30 60 Argon 60 463 10
Photoresist
Table 1. Preliminary tests
Ghiocel, D.R. 24th Annual Microelectronic Engineering Conference, May 2006 56
D. Etch Anisotropy
The etch anisotropy was calculated using the formula below,
where a is the undercut, and b is the etch depth.
Etch Anisotropy= 1—— (1)
Sample # Smaller Opening Larger Opening Estimated etch
Si Etch Rate (jinilmin) Si Etch Rate (tun/min) anisotropy
1 0.367 0.446 0.782
2 0.281 0.431 0.735
3 0.279 0.420 0.693
4 0.253 0.363 0.684
5 0.251 0.391 0.782
6 0.294 0.419 0.779
7 0.301 0.388 0.812
8 0.222 0.309 0.909
9 0.482 0.622 0.834




Fig. 8. Micrograph of sample #3
Sample #4 was etched using a lower power, which resulted
in a lower etch rate and higher undercutting as expected.
Fig. 6. Etch anisotropy diagram
III. PRELIMINARY TESTS RESULTS
The results obtained for the preliminary tests are shown in
Table 2. A small opening refers to an opening of 2 to 4iim,
while a larger opening refers to an opening of at least 8jim.
The samples etched using the SF6 gas only exhibited a much
higher undercut than the samples etched using SF6 and argon.
As the argon flow rate was increased, the etch profile became
more and more anisotropic.
Fig. 9. Micrograph of sample #7
Table 2. Preliminary tests results
10 nthiute etch
When the argon gas flow rate was doubled compared to the
SF6 gas flow, highly anisotropic etch profiles of array lines
were observed. When the higher power of 320 watts was used,
a higher etch rate, therefore deeper trenches were obtained.
However, this came at a cost of a lower etch anisotropy.
Fig. 10. Micrograph of sample #8: highly anisotropic etcl
profile
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To reduce run-to-run variations, the runs were not
performed in the order shown in Table 3.
V. RESULTS
A. Summary ofExperimental Design Runs
The results obtained for each run in the experimental
design are illustrated in Table 4. The etch rate of silicon was
calculated for small, medium, and larger openings. In this
case, a small opening refers to an opening of 2 to 3 urn, a
medium opening refers to an opening of 4 to 7~.tm and a
larger opening refers to and opening of 8jim or greater. The
etch anisotropy was calculated for each opening.
Small Small Medium Medium Large Large
Opening Opening Opening Opening Opening Opening
Run # Etch Rate Etch Etch Rate Etch Etch Rate Etch
(j.intmniin) Anisotropy I (~imImin) Anisotropy ~pm/inin) Anisotropy
1 0253 0776 0337 0.862 0.391 0.954
2 0.315 0.798 0.339 0.833 0.350 0.970
3 0.294 0.815 0.297 0.867 0.358 0.969
4 0.323 0.807 0.361 0.832 0.372 0.958
5 0.259 0,818 0.327 0.796 0.365 0.936
6 0.303 0.844 0.351 0.851 0.371 0.960
7 0.262 0.799 0.344 0.821 0.368 0.973
TT~o8I 0.811 0.349 0.847 0.373 0.963
9 0.320 1 0,825 0.343 0.855 0.415 0.961
10 0.248 I 0.787 0.323 0.860 0.402 0.959
Table 4. Summary of experimental design runs
IV. EXPERIMENTAL DESIGN
In order to gain a better understanding of the process a
design of experiments was performed. The design was a 2-
level, 3-factor, full factorial with two center points. This is
illustrated in Table 3, where runs #1 and #10 represent the
center points. The three factors were power, pressure, and
argon gas flow rate. The SF6 gas flow rate was kept constant
at 40 sccm, and the etch time for each run was 15 minutes.
Ruit RF Power Pressure Argon gas flow
# (Watts) (intorr) (sccrn)
1 300 45 75
2 280 40 60
3 320 40 60
4 280 50 60
~[ 320 50 60
6 280 40 90
7 320 40 90
S 280 50 90
9 320 50 90
10 300 45 75
Fig. 13. Micrograph of run #1: highly anisotropic etched 2um
isolated line
Fig. 11. Micrograph of sample #8: highly anisotropic etch
profiles of array lines
Fig. 12. Micrograph of sample #9, higher power etch
B. SEM Images ofExperimental Design Runs
Table 3. Experimental design
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Fig. 14. Micrograph of run #1: highly anisotropic etch for 10 Fig. 18. Micrograph of run #7: highly anisotropic etch for
~.tm line array lines
Fig. 15. Micrograph of run #1 anisotropic etch for 3~.tm array
lines
Fig. 17. Micrograph of run #7 showing highly anisotropic
etched isolated lines
Fig. 19. Micrograph of run #5: 2i.tm array lines also showing
the undesired ARDE effect
Fig. 16. Micrograph of run #7: completely anisotropic etch for
lOj.tm isolated line
Fig. 20. Micrograph of run #2 showing the minimization ol
the ARDE effect
Fig. 21. Micrograph of run #9 showing that a power of 32(
watts is to high for etching 1 jim array lines
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VI. CONCLUSION [7] S. Wolf and R.N. Tauber, “Silicon Processing for the VLSI Era” Vol. 1 —
Process Technology, 2°’~ Edition, Chapter 14, pp. 655-686, Lattice Press,
A baseline process for amsotropic trenches in silicon was Sunset Beach, CA, 2000.
established. This investigation demonstrated highly
anisotropic trenches etched in silicon. However, isolated
lines exhibited a more anisotropic etch profile than array
lines. This is a well-known phenomenon which occurs due
to reactant depletion and can be minimized by decreasing
the etch rate of silicon, therefore using a lower power, or by
increasing the gas flow rates. The experimental design
performed gave a better understanding of the newly
developed process. When etching isolated lines a high
power (320 watts), low pressure (40mtorr), and high argon
gas flow (90sccm) must be used for an anisotropic etch
profile. When etching an array of lines use low power (280
watts), low pressure (40mtorr) and high argon gas flow (90
sccm). In order to minimize the ARDE effect use low
power (280 watts), low pressure (40mtorr) and low argon
gas flow (60 sccm). The selectivity between silicon and
silicon dioxide was about 7 to 1. The deepest trench
obtained in this investigation had a depth of 6.8~.tm. For
future investigation a better etch mask such as aluminum or
nickel can be used for deeper trenches. Techniques such as
wafer bonding can be investigated to create micro channels
for micro fluidic MEMS applications using the Drytek
Quad reactive ion etching system tool.
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Rostir, Inc.: The Fabrication of Ultra High Value
Chip Resistors & Business Plan Development
Jonathan E. Ross
Abstract— The concept of this project was comprised of a
proof of concept design with an additional focus on
entrepreneurship. To define clearly, this project included the
selection of a device to fabricate, where a commercial market
opportunity existed, using semiconductor technologies while
simultaneously developing a business plan marketed towards
further funding. This project required complete design of the
Ultra High Value Chip Resistor as well as a process design
for fabrication of the resistors. Gigaohm resistance values
were achieved and varied with a range between 60-
]6OGohms, with an average of 99.5 Gigaohms, the expected
value was 86.6 Gigaohms. Some results may have been
skewed by noise and extremely s,’nall current levels.
Additionally, the devices were subjected to high intensity light
and heat, both of which can generate carriers and decrease
the resistance values. The devices were shown to have VCR
of5000ppm/’V and TCR of 6250/SC
Index Terms— Chip Resistors, Gigaohm, Semiconductor
Technologies.
I. INTRODUCTION
he concept of this project was comprised of a proof of
concept design with an additional focus on
entrepreneurship. To define clearly, this project included the
selection of a device and process, where a commercial market
opportunity existed, using semiconductor technologies. The
motivation of this project came from student requests and
career goals along with the flexibility and experiences of the
Microelectronic Engineering faculty. As the first project of its
kind in various business development resources,
methodologies, and ideas were explored that would enable
Rostir the project to transition to an operating business.
The devices selected for project were Ultra High Value Chip
Resistors based off of currently manufactured Surface
Mounded Devices (SMDs) that existed in a niche market, ease
of manufacture, and potential advantages offered by using
Semiconductor Technology.
Manuscript received May 22, 2006. This work was supported in part by
Rochester Institute of Technology under the supervision of the
Microelectronic Engineering Department.
Jonathan Ross is and Undergraduate student with the Rochester Institute of
Technology’s Microelectronic Engineering Department., Rochester, NY,
14623 USA. Further information on the Author can be found in the
appendices.
Currently most Ultra High Value Chip Resistors are
manufactured using a Ceramic or Silicon substrate where a
ceramic paste is spread across the substrate and is then
pattered using an electron beam writer. Each chip is written,
one by one, and throughput limitations can occur when
devices designs are more complicated. Additionally, this
technology requires multiple designs for different value chips.
Tolerances and repeatability tend to be a limiting factor when
compared to semiconductor technology.
Ultra High Value chip resistors currently reside in a niche
market with specific applications. Currently these devices are
used in high input impedance quartz amplifiers, low
temperature sensing applications, and testing devices.
II. Entrepreneurial Methodologies
A business plan encompassing all aspects of business:
marketing, financial, and industry analysis has been written in
its organic form, representing the ongoing changes inherent
with writing and developing a new business. A formal
abbreviated plan was also developed and submitted to the RIT
Undergraduate Business Plan Competition in 2006 in
conjunction with Stephen Parshall. The business plan
emphasis is on technology leverage in to the SMD market by
translating one mature technology in a constantly changing
industry (Semiconductor) into another industry (SMD
Passives) offering novelty and performance increase in
comparison to that industry’s particular mature technology
(SMD Passive). The business plan also includes integration
steps with the Microelectronic Engineering department and
the Microelectronic Student Association.
In order to provide adequate background for similar future
projects certain classes offered at R1T should be taken,
including, Entrepreneurship, Managing Innovation and
Technology, and any entry level finance class. These classes
provide the knowledge necessary to write a complete and
adequate business plan as well as provide a consulting
opportunity for a business to full work out any inconsistencies
or offer suggestions on how to develop the strategy relating to
business development.
III. Chip Design/Process Design
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A new chip design was employed to achieve the large
resistance values desired based on empirical evidence on
experiments using the Varian implant tool.’ An initial design
was conceived, however due to limitation of simulation tools,
could not be relied on, as will be explored later. The device
chips were designed using Mentor Graphics IC Station based
on five common chip resistor sizes founded in industry. This
enables Rostir to enter the SMD passives market with limited








Equation 1-3 Resistance as a function of Rs & resistivity
Equation 1- 3 describe that resistance is based off of the
length, width and thickness of the resistive material. In order
to achieve the same resistance for each different sized chip
resistor, the active area for each device was designed to be the
same. This also enabled a cost saving measure by requiring
only one mask step to define the active area instead using
multiple mask designs which would have been used for
various implantation steps. Sheet resistance, Rs, plays a
crucial role in determine the outcome of the resistance value
of the chip resistor. As the chip design was manufactured to
have 1724 squares a required sheet resistance of 68
MegaOhm was necessary to have a resistance value
acceptable for this projects proof of concept design. The chip
design included 99 devices per die and roughly 3,564 devices
per 6inch wafer.
The chip layout included three levels, an active level, which
defines the resistor value, a metal level, which defines the
resistor size, and contact cut level. Although the lithography
tool being used has fine alignment capabilities, the device
tolerances were large enough to only use the pre-alignment
feature on the Canon FPA 2000i1 and the auto-global
alignment feature. Additionally, no test structures were
designed on the chip. The mask was written by the SMFL
mask-house using a MEBESIII electron beam mask printer.
The respective chip resistor sizes are as follows:
1.27mm x 2.54mm
1.27mmx3.8lmm
Table 2 - Chosen Common Chip Resistor Designs
The mask was designed with ~ = 1 ttm and metal overlay error
equal to ~. = lOitm. in order to accommodate for isolation
between devices and dicing of the wafer, a 20011m buffer was
included around each device.
Simulation work was done using Design Architect’s
ATHENA to provide expected process parameters, however
the process provided erroneous results due to the inability of
the program to calculate low doping levels in to polysilicon.
IV. Fabrication & Platform Design
This project required the complete design of Ultra High Value
Chip Resistors as well as a process design for fabrication of
the resistors. The process developed was based around the
SMFL toolset capabilities at RIT and prior knowledge from
other chip resistors fabricated at RIT. The resistors were
fabricated in the SMFL using three mask levels. The layout
was designed using Mentor Graphics IC station and the masks
fabricated using the SMFL mask house MEBESI1I. The basic
process flow included use of a coat/develop track, lithography
exposure tool, furnace system, LPCVD, PECVD, Ion
Implanter, Wet Chemistry Bench, Dry Etch, and Metal
Sputtering System.
Figure 1 - Cross Section of Final Product
The SMFL toolset capabilities provided two platforms for
fabricating the chip resistors on either 100mm or 150mm
wafers. A cost analysis which considered further R*D costs,
proof of concept costs, and full scale production, showed that
150mm platform would provide better cost per device per run
than the 100mm platform.”
Fabrication
A new process flow was developed to fabrication the high
value chip resistors which utilized the following select process
steps: isolation between wafer and resistor material using a
wet thermal oxide, Bil doped polysilicon (the resistor
material), TEOS isolation to protect the resistor from the
environment, contact cut lithography, and metallization. Many
decisions during fabrication were focused towards
implementation into a full scale manufacturing process where
throughput and functionality were a major concerns.
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I
Grow 20,000A Isolation Oxide
530 minutes @ 1100~
II LPCVD Deposit .Sum Poly
Implant Dose = 3E13 ions/cm”3 811
Energy = 4OKeV
Current = 1.5 E-6 Amps
~fl Bruce Furnace: Thermal Activation
Figure 2 - First three process steps
• Wafer Selection
• Grow 2jim Isolation Wet ox ~ 1100 ~C
• LPCVD Poly .5j.im
• Implant Dopant
• Step 1, 11, 111 (Figure 2)
A total of ten wafers were selected for this proof of concept
run, where five wafers were devices wafers and the other five
used as test/device wafers. An insulating oxide was grown
using a Bruce furnace for 530 minutes at 1 100C to target the
2ttm thickness. The 2ttm thickness was desirable to achieve a
high voltage rating, where the voltage rating is the maximum
voltage a device can operate safely. The voltage rating is
defined by the isolation between the substrate material and the
resistor material. The thermally grown oxide provides a good
quality limiting the amount of voids, defects, oxide charges, or
other impurities that can cause arcing as higher voltages are
applied. Additionally, the Voltage rating can defined by the
breakdown voltage of the isolation material, where the
insulation material, oxide, breakdowns causing the device to
fail indefinitely. With a desired voltage rating of 2000 Volts,
superior to direct competitors, it was determined that 2ttm
thickness isolation would be needed via Equation 4 where
thermal oxide has breakdown voltage of 1 OMv/cm.
1OOO~~ = 2000V,2E6 m = 2prn
m
Equation 4 -Calculation of isolation thickness based off of
field strength
The actual resultant thickness grown was l9300Angstroms
negligibly affecting the suspected voltage rating down to 1930
Volts.
Next a polysilicon layer was deposited using the ASM 6”
LPCVD with a target of .5~im. A deposition time of 90.9
minutes was selected based off of a previous tool deposition
rate of S5Angstroms/min. The flow rate of Silane was set 100
sccm with the recipe temperature set point to 600 C. A test
wafer was used to determine the polysilicon thickness, which
was found to be roughly .7iim, overshooting the target value.
This thickness difference had no impact on limiting the
devices from achieving intended process specifications, as the
implant step had not yet been done. The thickness of the
polysilicon layer does inversely affect sheet resistance via
Equation I, thus requiring more stringent guidelines for
manufacturing runs.
To create a functioning device with a specific value the
polysilicon was implanted with Bll at a Dose of 3E13
ions/cm with a current of l4uA, and energy of 4OKev which
provided a throughput of 65 seconds per wafer. The
introduction of B 11 impurity enables the proper amount of
current to flow when a voltage is applied. Careful
consideration to the amount of dose was necessary since the
relationship between resistivity and dose is not linear.
Ultimately a dose was found and sheet resistance was
measured using the a four point probe connected to a
multimeter . Originally a CDE Resistivity-mapper was to be
used, however such high resistance values could not be
registered by the device. The sheet resistance was defined by
the following equation, —
I 1n2
Bli was selected as the dopant material since it provides an
ohmic contact between for the probes to measure sheet
resistance, as compared to the phosphorus species P31. To
activate the dopant a thermal process was done for 3Ominutes
and sheet resistance measurements were made resulting in
roughly 68megaohms/square.
Step IV: Creation of Active Region
Level I Lithography: Active Define
Etch Poly LAM 490
• Lithography Level I
• Polysilicon Dry Etch
• Ash PR & RCA Clean Standard
The active area for the chip resistors was defined by level
lithography, which defined the large contact pads and mom
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intricate serpentine structure of the resistor. A new stepper job
was created for this process which called for an exposure dose
of l6OmJ/cm2 and a focus offset of .2411m. no alignment was
necessary for this step. The program created 36 die to be
exposed, with portions extending beyond the wafer surface.
Each die contained eleven rows and nine columns of chip
resistors, resulting in roughly 3,564 devices per wafer. The
polysilicon was then etched using the a LAM 490 using
endpoint detection, test wafer with a polysilicon over oxide
film stack was first used to verif~, endpoint detection was
functioning properly by performing a BOE wet etch in a
similar method used to determine wet etch rates.
Step V: Isolation & Contact Cuts
Deposit 2um TEOS
Level H Lithography: Contact Cut V
Figure 4 - TEOS & Contact Cuts
• TEOS
• Lithography Level 11
• Contact Cut Etch
• AS PR & RCA Clean Special HF Dip
A 2iim thick TEOS layer was then deposited using a AME
P5000 PECVD and verified using a blank test wafer. The
TEOS film was chosen over Nitride due to suspected film
stresses that might have resulted in film cracking and
ultimately failure of devices. This film stack layer provides
external environmental protection for the doped polysilicon
resistor. Following this deposition level II lithography was
completed, by aligning to the Canon i-line TVPA marks and
using it’s AGA (Automatic Global Alignment). More precise
alignment technologies available on the Canon were not used
due to the large features, which ultimately would have had
limited improvement on the final product and increased
throughput times. A contact cut etch was performed using
BOE for l2minutes , the etch rate was 1706 Angstroms/min.
CVC 601: Sputter 2um A~Si3
Level III Lithography: Metal Define
I I
VI
Figure 5 - Metallization & Final Device
• Sputter Metal: Aluminum
• Lithography Level 11: Define Resistor Sizes
• Metal Etch: HF Phosphoric Acid
• AshPR
An Aluminum film was deposited using a CVC 602 in which
roughly 1 .9p.m was deposited using 2000 Watts of power at
4mtorr for S3minutes. Ultimately Aluminum will not be the
film of choice, however, for testing purposes which prove the
ability to achieve Gigaohm values of resistance; aluminum
was the least expensive and most readily available target.
Level Iii lithography required a thicker photo-resist to be
coated to ensure greater adhesion and greater protection for
the metal etch process. Additionally, a different develop
recipe was used in which had a longer develop time and
higher hardbake temperature than the previous lithography
coat/develop processes. The metal was then etched in a Hot
Phosphoric Acid bath at a temperature of 80C for roughly 7
minutes and was verified by measuring oxide thickness in
non-active areas.
V. Testing Methods & Results
Step VI: Metallization Testing was completed in the testing lab in the
Microelectronics Building #17 using a RP4145A
Semiconductor Parameter Analyzer connected to a computer
running interactive Characterization Software (1CS).
In order to evaluate the devices properly a labeling convention
was created using the following format:
SizeRow#Column#Device#, example 650R 1 Cl Dl,
Figure 6 - Chip Resistor at end of fabrication
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corresponds to a 650um device found in Row 1, Column 1
and is Device 1 on the chip. Device numbers correspond to
how many of same size chips exist on the wafer when read
from left to right and the flat of the wafer oriented down.
635R4C4D3TD2
Figure 7 and Picture 1 depict the first I-V characteristic of the
devices fabricated. The result was successful, achieving 76.2
ohms. The curve is mostly linear, with a slight roll when
voltage was first applied. Figure 8 is a comparison between
all the devices tested, all achieving Gigaohms results with a
range between 60 to 160 Gigaohms with an average of 99.5
Gigaohrns, over shooting the expectation of 86.6 Gigaohms.
The range and values of the chip resistors are suspect to the
accuracy of the testing method, which in this case may need
further refinement due to the effect of any EMF around the
testing area. Additionally, it was determined from the range
of values that sorting of the chip resistors based on a specific
range of values and tolerances would need to be implemented
in to the distribution process. The reasoning for this is to
maintain quality and profit margin, i.e.: A device with a 100







Figure 9 - Light Exposed devices, 84.5 Gigaohm
Devices were also exposed to light in order to test how
short lived light generated carriers affect the resistance of
the devices. It is known that Boron has high absorptive
qualities of energy, thus the devices were tested to see how
light generated carriers would affect the resistance of the
devices.” It is shown in Figure 9 that Gigaohm resistances
are still obtained, however the I-V characteristic is not quite
linear. This could be due to the testing method andlor the
effect the carriers having on the devices. To be sure, Figure
10 compares the same device resistance values measured
when exposed to light and when not exposed to light.
According to the graph the resistances seem to vary from
run to run, suggesting that the test method must be changed
and inconclusive results on whether light does actually
affect the resistances. Lastly, this characterization or
quality control measure may not be necessary in a
manufacturing setting considering the devices will be
soldered contact side down, with the back side of the wafer
acting as a light barrier for the resistors.
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Comparison Chart
Resistor Value as a Functin of Size
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Figure 7 - 63 Sum I-V Characteristic, 76.2 Gigaohm
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Figure 8 - Comparison Chart of Resistor Values
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Figure 14 —Insulated Probes provided less noisy results
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process and build confidence in to the testing model. Figure
14 depicts the I-V Characteristic post using insulated test
setup, there was no noise from this test, however it still shows
a rolling initial resistance.
Light Off Light On
Test Method
Figure 10 - Light Exposed/Unexposed for same devices











A specific process issue was found through testing, where
certain devices did not have completely filled contact cuts,
resulting in noisy and non-linear I-V characteristics, see
Figure 11. This device would not pass the QC of Rostir, Inc.
The device was found on the edge of the wafer and the issue



























Figure 12 - Noise Issues
In order to address the rolling resistances, which were thought
to occur due to the metallpoly interface issues or parasitic
capacitances. Figure 15 depicts the basic concept of where
the parasitic capacitances exist for the devices. It is known
that Rsemi<<Rgiga, given that Rsemi is on the order of ohm,
therefore is though to have a negligible effect on the resultant
value of the chip resistor. The parasitic capacitance, however,
does seem to play a role in the resultant I-V characteristic due
to the MOS capacitor like structure of these chip resistors,
especially since the chip size is defined by the metal contact




Most testing issues devices regard noise due to the small
current levels where any stray EMF or vibration affected the
testing results, see Figure 12. To address this issue an
Insulated box and Coaxial wires and probes were used, see
Figure 13. This setup allowed for a more robust testing
Figure 15 - Basic concept of parasitic capacitances
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1 1 1
_____ = + (5)
Cparavitic Cpara i Cpara2
R5em~ <<RGiga (6)
Equation 5-6 - Parasitic Capacitance and Resistances
Figure 16 shows the value of parasitic capacitances and their
range in the across different frequencies. A suspected the
large device, 3820um, had a large capacitance than the
2540um across all frequencies. These tests were completed
using the HP45275A Multi Frequency LCA Meter.
Comparison of Parasitic Capacitances
2540um vs. 381 Oum
U2540um_n3820um1
Figure 16 - Comparison of Parasitic Capacitances
The final tests for characterizing the chip resistors included
Temperature Coefficient of Resistance (TCR), Voltage
Coefficient of Resistance (VCR), and Voltage breakdown. It
was found that the TCR of the devices was higher than
competitors at a value of 625OppmiC to 20 to 2000ppmI’ C.”
The VCR of the devices were found to be 5000ppmIV which
is inline with competitors which ranged from 3000 to
6000ppmIV. ~“ Finally the Voltage Rating was tested for 200
V and passed, however in theory the device should be able to
withstand 2000V, 1900V for fabricated devices, however no
high voltage supply was available.
VI. CONCLUSION
This project investigated the design and fabrication of Ultra
High Value Chip Resistors with a focus on entrepreneurship.
Gigaohm values were achieved with an average value of 99.6
Gigaohms. Further funding would be required to fully
characterize the Implant process, which would allow Rostir to
develop custom valued chips, as well as develop a more
robust manufacturing process. The devices were shown to
have a TCR higher than competitors, a VCR in line with
competitors, and a Voltage rating superior to many
competitors. In all, the testing method required evaluate the
chip resistors must be re-addressed and implemented for large
scale testing. Lastly, integration in the Microelectronic
Student Association as a student run business could be
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Microfabrication and Commercialization of a
Polymer-absorption Chemical Gas Sensor
Stephen P. Parshall
Abstract — A polymer-absorption chemical gas sensor has been
microfabricated and tested to discriminate varying
concentrations of ethanol vapors. The polymer, PEDOT (3,4-
polyethylenedioxythiopene-polystyrenesulfonate) was combined
with carbon to function as the sensing device. The sensor
demonstrated well-defined responses to the smallest tested
ethanol concentrations of 0.1 ~d (185 ppm) and is expected to be
accurate to much smaller ppm levels.
When packed with the proposed external feedback network,
the device may be suitable for field-breath alcohol level detection
as an alternative to expensive fuel-cell and chromatography
based devices. The proposed device will be portable, user friendly
and inexpensive to operate.
Index Terms—chromatography, ethanol sensor, fuel-cell,
microfabrication
I. INTRODUCTION
~.N’jicrofabrication techniques are used to design
and fabricate a polymer absorption chemical gas sensor. Using
semiconductor technology to produce the chemical gas
sensors creates an opportunity to offer a small, low-cost
alternative to current chromatography and fuel-cell based
portable breath-alcohol (ethanol) detection devices. Current
means of field breath-alcohol detection involve the use of
complicated devices averaging $1 00+ per unit and are simply
not cost-feasible to the average consumer. Employing polymer
absorption as the means of ethanol detection presents a
simple, reliable, and cost-effective method which can be
packaged with little complexity. The result is a device which
can be commercialized as an inexpensive and user-friendly
field breath-alcohol screening measurement tool ideally, to
reduce the likelihood of driving while illegally intoxicated.
The design, fabrication, and testing of a suitable
micro-sized chemical gas sensor which can be used for
ethanol detection in either liquid or vapor phase has been
This work is part of a capstone design requirement for a B.S. degree in
Microelectronic Engineering at the Rochester Institute of Technology (RIT),
Rochester, NY. The results of the project were first presented as part of the
24th Annual Microelectronic Engineering Conference, May 2006 at the
Rochester Institute of Technology. The manuscript was received on May 221h,
2006.
S. P. Parshall is with the Microelectronic Engineering Department,
Rochester Institute of Technology, Rochester, New York 14623 USA.
II. DESIGN AND FABRICATION
The sensor was designed on a 150 mm platform to
allow for maximum real estate use resulting in a lower cost
per device, and ultimately a time to break-even decrease.
Starting with a non-specific silicon substrate, a thermal oxide
layer of 5000 A is grown. Next, an adhesive chromium layer
of 300 A is deposited using evaporation. Gold is then used as
the electrode metal, deposited using a molybdenum boat and
evaporation of a thickness of 1000 A. The sensor design is
accomplished by a single lithography level which defines the
interdigitated electrodes spaced at 25 ~im shown in Figure 1.
Following the 1st lithography step, the gold and
chromium metals are etched via wet processing to define the
metal electrodes. The photoresist is left on the substrate to
serve as a protection layer during the wafer sawing step.
Following the sawing step, the resist is removed using acetone
and the device is ready for packaging and electrical testing.
The cross-sectional processing sequence is shown in Figure.
2.
In order to conduct remote testing of the sensor while
it is isolated in a chamber, metal chip pins are attached to the
sensor contacts using a back-side adhesive. The completed
device with chip-pins attached is shown in Fig. 3 placed next
to a dime to demonstrate the scale of the device.
completed. The sensor, which consists of metal electrodes, is
coated with a conductive polymer to adsorb the ethanol
vapors. In the presence of ethanol vapors, the polymer
“swells,” resulting in a measurable change in resistance across
the electrodes.
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Figure 1: Sensor mask design defining a 25 pm electrode spacing
Step 1: Bere S:lioofl Wefor (eny type)
Step 2: DopoOlt 5000 A Therrnel Oxide
Step 3: Eveporete 300A Chronm,n,
~ZL
Step 4: Eveporete I000A Gold
Step 5: 10 Level Lithogrephy end
GoldfChrorne Etoh
Step 6: DopoxIt 2pn, Poly.oer (PEOOT)
III. RESULTS
Figure 2: Processing steps
Baseline testing of the device involved coating the
electrodes with 2 jim of the conductive PEDOT polymer. An
SEM micrograph of the device cross-section following
polymer application is shown in Figure 4 and an aerial view is
shown in Figure 5.
The experimental setup for device testing is shown in
Figure 6. The sensor is isolated in a chamber volume of 250
ml connected by two test probes. A computer controlled
ohmmeter is used to measure the change in resistance of the
sensor under test. Two ports, an inlet injection for introduction
of ethanol vapors and a nitrogen outlet purge vent, were used
for testing of the device.
OO:t30:OO 3 mm CL:6.6 SR2
Figure 5: Aerial view of polymer-coated electrodes
68
Fig.4. Device cross-section
3 sirs CL:6.9 SR2
Figure 3: Finished device with chip-pins attached
Figure 6: Experimental setup
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The baseline response of the device was tested using an
ethanol concentration of 50 ~.tl at room temperature 27 °C.
Ethanol is injected into the chamber at time zero and the
sensor is allowed to respond. Once the polymer reaches
equilibrium with the ethanol and will no longer absorb any
additional ethanol vapors, the chamber is purged with nitrogen
to test the recovery time of the device as seen in Figure 7. The
sensor is then tested for various concentrations of ethanol
ranging from 50 j.sl to 200 jil. Ideally, the sensor would
distinguish increasing levels of ethanol concentration by
increasing the measured resistance; however, the distinction is
not easily characterized as seen in Figure 8. In addition to the
sensor’s inability to recognize increasing levels of ethanol
concentrations, the device exhibited response and recovery
times of 5+ and 2 minutes, respectively. These times are
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Figure 7: Sensor characterization
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Figure. 8: PEDOT response at room temperature
In order to improve the sensitivity of the device, 100 mg of
carbon (As atomized) was added to 1 ml of PEDOT polymer.
The carbon absorbs the ethanol vapors and allows the polymer
to saturate and reach equilibrium much faster than the polymer
alone, thus improving sensitivity.
Using the same experimental setup, the effect on the
relative resistances for ethanol concentrations ranging from
0.1 ~il to 400 ~t1 were investigated with air as the carrier gas.
To simulate the expected temperature associated with the
human breath, the tests were performed at a temperature of 37
°C. As seen in Fig. 9, the sensor clearly distinguishes
increasing levels of ethanol concentration. In addition, the
response time of the device is improved to approximately 1
minute, which is feasible when compared to similar devices
currently available. To characterize the sensitivity of the
device, the change in resistance divided by the initial
resistance versus time is shown in Figure 10. Ideally, the
response would be linear in nature; however, further
enhancements to the polymer would be needed to improve the
sensitivity.
Figure 9: Relative resistance change at 37 °C for various concentrations of
ethanol with carbon added to polymer
Figure 10: Sensitivity curve of the sensor for various concentrations of ethanol
at 37 °C
IV. COMMERCIAL APPLICATIONS
The device exhibited quantifiable sensitivity to ethanol
concentrations of the smallest tested volume of 0.1 ~il. This
volume of ethanol in a 250 ml chamber is equivalent to a
breath-alcohol level (BAC) of 0.07. With a response time of
60 seconds and a recovery time of approximately 90 seconds,
the sensor may be suitable as a commercial breath-alcohol
detection device.
Once the desired level of ethanol ppm response is obtained,
the device can be tuned to respond at the corresponding
breath-alcohol level as seen in Figure 12 i.e. 200 ppm of
ethanol vapors sensed for a given volume corresponds to a
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relative breath-alcohol level of 0.08 (NY State maximum
vehicle operation BAC level). A proposed external circuit is
shown in Figure 11 to provide the user feedback of the BAC
level of the breath sample. The circuit is designed to operate
on 9 V batteries and will provide a portable packaging option
for the sensor. The packaged device will offer a low-cost,
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Figure 12: Ethanol ppm to BAC equivalency
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Figure 11: Proposed extemal feedback network
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Investigation into the use of SU8 in High Aspect
Ratio Applications
Kody Okafor, Department of Microelectronic Engineering, Rochester Institute of Technology
Abstract—The objective for this project was to
investigate the feasibility of making high aspect ratio
SU8 structures via contact lithography with a target
of 10:1 and line width resolution of about 2jtm.
Factors investigated include exposure dose of
l5OmJ/cm2, 200mJ/cm2, 250mJ/cm2 and PEB times of
1.5mm, 3mm and 4.5mm. The responses were line
width CD and sidewall angle. The approach was first
to optimize the thickness of the resist coated. This
was done by generating a spin speed curve for the
SU8 formulation used. Secondly, was to optimize the
line width CD. A 32 full factorial experiment was
performed. From earlier screening experiments, the
center point treatment combination was using a dose
of 200mJ/cm2, and PEB time of 3mm. Statistical
analysis showed a large residual error in the response
data and thus unexplained variation in the process as
it pertains to controlling line width CD and sidewall
angle. The treatment combination with the smallest
8~m line width was dose of 200 mJ/cm2, PEB time of
1.5mm and the measured feature width was 7.1~tm to
give an aspect ratio of approximately 3:1. Across all
treatment combinations, dose of 250mJ/cm2, PEB
time of 4.5mm gave the smallest line width CD
resolved with a CD of 5.1~tm giving approximately
4:1 aspect ratio.
Index Terms— Aspect ratio, contact lithography, line width
CD, PEB time
I. INTRODUCTION
While SU8 high aspect ratio capabilities are well-known
and studied along with the processing challenges it presents,
certain applications of those high aspect ratio structures
require that critical dimensions be kept to a minimum to
improve the packing density on a device surface. Prior to the
undertaking of this project, some experimental lithographic
work had been done in the RIT’s Semiconductor and
Microsystems fabrication Laboratory using SU8 photoresist.
The best resolved line CD from the results has been about
6jim obtained from initial resist coat thicknesses of less than
lOj.tm, as determined by the SU8 formulation used. This study
attempts to establish a repeatable SMFL process for achieving
better than 6~im line width resolution with the added challenge
of repeatably resolving less than 6~im line width CD from
resist thicknesses of about 20jim.
Two key lithographic parameters that are critical when
imaging with chemically amplified photoresist are the
exposure step and the post exposure bake due to the
determinant chemical reactions that are activated by those
steps. The study investigated, through a design of experiment,
the effects of varying the abovementioned lithographic
parameters on the ultimate objective of achieving high aspect
ratio SU8 structures.
II. THEORY
5U8 is an epoxy-based, chemically amplified, negative, i
line that is highly transparent outside of the UV range. As a
thick-coating photoresist, it is used to make high aspect ratio
structures with near vertical sidewalls, sometimes exceeding
50:1 in dimensions, and is widely employed in the area of
MEMS, with applications in areas such as microfluidics. After
the epoxy-based resin has been crosslinked, SU8 is extremely
stable at high temperatures and very resistant to harsh
chemical treatment, hence its use sometimes as a permanent
part of devices in the abovementioned applications. As a
chemically amplified resist, it has 3 components namely, a
photoinitiator that produces the photoacid upon appropriate
exposure, an acid hardening resin and a solvent system which,
for the improved SU8 formulation used, is mainly an aromatic
solvent called cyclopentanone.
The exposure process of a chemically amplified resist has
what could be considered two critical chemical reactions,
namely photoacid generation, when the onium salts
photoinitiator component is irradiated, and PEB step where
the determinant chemical reaction between the photogenerated
acid and the resin matrix results in the crosslinking or
hardening of the resin.
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III. EXPERIMENTAL PROCEDURE
The experiment approach was first to verify that the desired
resist coat thickness was consistently achievable under the
experimental conditions. The measurement could not be
performed until after the hard bake step due to the limitation
of available optical tools in measuring exceedingly thick
films, i.e. > 5pm. Because the resist was measured post
process, there was a possibility of thickness loss before
measurement that had to be quantified. A spin speed vs.
thickness curve was generated for 1000RPM, 1500RPM,
2000RPM and 2500RPM. (See fig. 1 for spin speed vs.








To start processing, the wafers were RCA cleaned to
remove surface particulates thus promote resist adhesion and
then dehydration baked at 200°C for 5mm on Fairweather
hotplates. The resist was then hand coated using the SCS spin
coater by first using a 5 sec spread cycle at 500RPM and then
ramping to the designated speed of 1000RPM for the
experiment. Both soft bake and the ensuing post exposure
bake were two step bakes at 65°C and 95°C, to minimize the
effects of thermal cracking on imaged features. The soft bake
step was at 65°C for 2mm and 95°C for 5mm. The lithography
requirements included ETM 1X photomask for imaging on the
Karl Suss contact aligner. Exposure was performed on the
Karl Suss contact aligner with i-line filter in place. The
measured irradiance from the lamp for calculating sample
exposure dose was 1.7mW/cm2 for samples 1 through 5 and
1.4mW/cm2 for samples 6 through 9. The post exposure bake
step was at 65°C for 0.5mm and 95°C for 1mm, 65°C for
1mm and 95°C for 2mm, and 65°C for 1.5mm and 95°C for
3mm correspondingly (See fig. 2 for treatment combination
table). Development was done by puddle method and by
agitated immersion in SU-8 developer, PGMEA for 3mm.
Hard bake was performed at 150°C for 7mm. The
aforementioned process steps used the MicroChem
recommended processing step parameters and procedures as a
baseline. Inspection of developed features was performed via
SEM analysis for line width CD and sidewall angles, step
height profilometry for resist thickness and optical microscopy
for visual inspection of features.










Fig.2: Treatment combination table
IV. RESULTS AND ANALYSIS
The average resist thickness at the designated spin speed of
1000 RPM across the 9 samples measured via step height
profilometry was 18.7 ± 0.9 jim. Figure 3 shows the different
treatment combination and the corresponding responses data.
According to Microchem’s Dose versus Resist thickness
graph and as confirmed by earlier screening experiment, the
center point treatment combination was using a dose of
200mJ/cm2, and PEB time of 3 mm. From the 32 full factorial
experiment centered on the above treatment combination,
statistical analysis showed a large residual error and thus
unexplained variation in the process as it pertains to
controlling line width CD. Statistical analysis of the sidewall
response to the factors also showed a large residual error and
thus unexplained variation in the process as it pertains to
controlling the sidewall angle.
Fig. 1: Spin speed versus thickness curve
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Fig. 4 SEM micrograph of best aspect ratio of approximately
3:1 using 8iim line width CD
Across all treatment combinations, dose of 250 mJ/cm2,
PEB time of 4.5 mm gave the smallest line width CD resolved
with a CD of 5.1 microns giving approximately 4:1 aspect
ratio (see Figure 5 for SEM micrograph)
V. CONCLUSIONS
The project’s target was to image SU8 structures with
aspect ratio was 10:1 with line width CD of 1 to 2~im. The
best aspect ratio yielded: was approximately 4:1 with a
minimum line width CD of 4~im. Due to the large residual
errors in the statistically analyzed response data, further study
is needed to identify and control the source of variability in
the process and hence reduce source of residual error in the
process.
Looking at the 8 micron line width CD which was the
minimum line CD resolved across all treatment combinations,
the treatment combination with the smallest 8 micron CD was
dose of 200 mJ/cm2, PEB time of 1.5 ruin and the measured
feature width was 7.1 microns to give an aspect ratio of
approximately 3: 1(see Figure 3 for SEM micrograph).
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Microfabrication of Biocompatible Stimulation
Electrode Arrays for Cochlear Implants
Ward A. Johnson, Rochester Institute of Technology
Abstract—A proof of concept to microfabricate an
electrode array suitable for use with cochlear implants
was successfully manufactured and tested. Thirty
microns of photoimageable polyimide was used as a
flexible substrate. The array was inserted 20mm into an
artificial cochlea filled with a saline and soap solution
that simulates intracochlear fluid and hyaluronic acid
(used as a lubricant), which is comparable to the
performance of current manufactured products.
Index Terms—BioMEMS, Cochlear implant, flexible
electronics, polytronics.
I. INTRODUCTION
THE financial office of the Dartmouth-HitchcockMed c l Center lists the cost of a c chlear implant
at $26,950, and the cost to the patient at twice that.
Much of this expense is related to manufacturing
because the electrode arrays are put together by hand.
The current manufacturing method is high cost, has a
low throughput, a low yield, and is difficult to scale. If
an electrode array can be microfabricated, possibly
using the same processes used to fabricate modem
flexible electronics, the manufacturing cost could fall
by orders of magnitude. Microfabrication offers
financial and technical advantages. Mass production
will lower the cost, increase the throughput, and
increase the yield. Also, it is easier to scale using
microlithography than with tweezers and a
microscope. Finally, microfabrication can place
additional devices on the array such as position
sensors and drug-delivery microfluidic channels.
II. THEORY
A. Physiology of the Cochlea
The human ear is divided into three segments: the
outer, middle, and inner ear. Figure 1 illustrates these
three divisions. Sound waves are collected by the
outer ear, which funnels the vibrations against the ear
drum. The sound energy is then amplified by the three
ear bones in the middle ear and transferred into the
hearing canal of the inner ear. The hearing canal is
spiraled in on itself and forms the structure known as
the cochlea.
The cochlea is a snail shell-shaped cavity that is
divided lengthwise into three sections and filled with
fluid. Figure 2 details the three sections of the cochlea.
The function of the cochlea is to transform acoustic
energy into a neural impulse. When sound has entered
the inner ear, it is in the form of an acoustic wave; the
fluid of the cochlea transfers this acoustic energy to
the basilar membrane, illustrated in Figure 2, in the
form of a traveling wave, the motion of which is
graphed in Figure 3.
Outer
car
Fig. 1. The outer, middle, and inner ear. [11
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Fig. 3. Traveling wave along the basilar membrane. [3]
The organ of Corti is located on the basilar
membrane and consists of the tectorial membrane and
the inner and outer hair cells. In a functioning cochlea,
the warping of the basilar membrane stimulates the




Fig. 4. Hair cell shearing mechanism: (a) basilar membrane at rest
(b) warped basilar membrane. [4]
It is the shearing of the hair cells that causes an
electric signal to be sent along the nerve fibers from
the hair cells to the spiral ganglia of the cochlear
neurons, all three of which are illustrated in Figure 2.
The cochlear neurons then relay the signals to the
brain where they are interpreted as sound.
B. Pathophysiology ofHearing Loss
Birth defects, disease, and exposure to loud noise
can result in a loss of hair cells; this loss of hair cells
prevents a transfer of acoustic energy into a neural
impulse. A small loss can be managed with a hearing
aid which amplifies soft sounds to stimulate the
remaining hair cells. When the hair cells are all but
gone, sensitivity to entire frequency ranges may be
destroyed, and amplified noise will have no effect
because the wave traveling down the basilar
membrane has nothing to stimulate.
Hair cell loss is often accompanied by a loss of the
nerve fibers that run between the hair cells and the
spiral ganglia.
C. Hearingfrom Cochlear Implant Simulation
To enable the perception of sound in someone with
a profound hearing loss, an electrode implanted in the
scala tympani, illustrated in Figure 2, can be used to
directly stimulate the remaining neural structures.
Because of the loss of hair cells and neural fibers
connecting the hair cells to the cochlear neurons,
Fig. 2. Detail of the cross section of the cochlea. [2]
(a)
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electrical stimulation must be targeted at the spiral
ganglia of the cochlear neurons, which are left intact.
The electrode array of a cochlear implant replaces the
hair cells and neural fibers; the spiral ganglia receive a
signal directly from the electrode array.
Figure 5 shows the cross section of a cochlea that
was inserted with a modem stimulation electrode
array before being dissected. The array was implanted
in the scala tympani and was designed to hug the
inside wall of the cochlea, which is the location
closest to the spiral ganglia.
III. PLANNED FABRICATION PROCEDURE
Microfabrication is performed on 100mm polished
wafers of no specific sheet resistance. 2jim of TEOS
is deposited via PECVD. lj.tm of aluminum is then
sputter deposited, followed by the first lithography
layer and aluminum etch to form the electrode and
contact pads. About 3~m of photoimageable
polyimide is then spin-coated to insulate the wires
from the electrode and contact pads and exposed to
open vias. 2~tm of aluminum is sputter deposited to
fill the vias and the third lithography layer followed
by an aluminum etch forms wires connecting the
electrode and contact pads. After an acetone
photoresist strip, about 30iim of photoimageable
polyimide is spin-coated in two layers and exposed to
provide the appropriate array stiffness. Finally, a pad
etch is used to undercut the TEOS and lift the arrays
off the wafer. Figures 6 and 7 illustrate the topology
and layout.
Fig. 6. An exaggerated cross section of the electrode array
showing the film topology.
Fig. 7. A simplified top-down view if the electrode array.
Figures 8 and 9 picture the electrode arrays before
and after the lift-off pad etch, respectively.
Fig. 8.
TV. PLANNED TESTING PROCEDURE
An artificial cochlea is placed in a petri dish filled
with a solution of saline and soap to simulate
intracochlear fluid and hyaluronic acid (used as a
lubricant). A syringe is used to fill the artificial
cochlea with the solution. Tweezers are used to grip
the array and insert it into the cavity of the artificial
cochlea. The test setup is pictured in Figure 10.
Fig. 5. Photomicrograph of an implanted cochlea cut in the plane
from the apical coil to the basilar coil. [5]
electrode arrays after the Ii
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Fig. 10. 1h..~ setup used to test the electrode arrays for flexibility
and insertion depth.
During insertion, it is important to see if the array
takes the shape of the outside wall of the cochlea. A
“V” shaped bend will induce trauma in the tissue of
the cochlea during insertion and indicates that the
array is too stiff.
After full insertion, the tweezers are placed at the
cavity opening and the array is removed. Using the
position of the tweezers as a reference, the insertion
depth is measured.
V. FABRICATION CHALLENGES
The first metal layer was deposited via evaporation
instead of sputter deposition to serve the interest of
time. The evaporated metal suffered from bulging
nodules of metal that shorted out some electrode
channels and disrupted following topology. The
second metal layer was sputter deposited and did not
add further film aberrations.
The pad etch used to undercut the TEOS also etched
the aluminum. An implantable device will replace the
aluminum with a biocompatible metal, and so this
issue may be resolved after this requirement is met.
The photoresist used to define the wires in the third
lithography layer was not easily stripped with acetone.
Harsher chemistry or oxygen plasma can not be used
because they will damage the underlying layer of
polyimide. A photoresist that is hard baked at a lower
temperature will be more responsive to acetone
stripping.
After lift off, stress from metal deposition and
polyimide solvent evaporation curls the array in the
direction opposite what is desired for insertion.
However, it is not difficult to manually reshape the
electrode array.
The final thick layer of polyimide will prematurely
curl off the wafer at temperatures over 100°C. If the
wafer is gradually ramped up to temperatures over
100°C the problem is avoided.
VI. DATA AND ANALYSIS
It was anticipated that the two metal layers might
not achieve electrical contact due to either polyimide
residue or metal 2 breakage over the edge of the via
through the insulator. Scanning Electron Microscopy
(SEM) was performed on a cleaved sample to verify
the cross sectional topology. Figure 11 shows
photoresist on top of metal 2, on top of polyimide 1,
on top of metal 1, on top of TEOS on silicon.
The via through the polyimide has very gradual
sidewall angles; this is characteristic of an aqueous
developed photoimageable polyimide. There is no
apparent breakage of metal 2, but because of the
damage to the aluminum from the lift-off pad etch,
electrical contact could not be verified.
During testing, the lifted-off electrode arrays were
consistently inserted 20mm into the saline and soap
filled artificial cochlea. Figure 12 depicts one such
insertion.
Fig. II. A scanning electron m
metal I and metal 2.
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A 20mm insertion is close to the performance of
currently available electrode arrays, which feature
22mm to 25mm insertion depths.
The array appears to bend smoothly up until the tip,
where the cochlea’s radius of curvature begins to
decrease. This indicates that the array is slightly too
stiff. Conversely, after an insertion depth of 20mm
was reached, further attempts to advance the array
would cause it to buckle, which prevents deeper
insertion, which indicates that the array is too flexible.
Figure 13 depicts this action.
In order to achieve a deeper insertion depth while
minimizing trauma to the cochlea, the array must
maintain flexibility at its tip while being stiff enough
to resist buckling. A design with a tiered thickness,
which is possible with additional lithography steps,
could provide this function.
Because polyimide is an elastic material, if
sufficient depth is not achieved during insertion, the
array will attempt to return to its original shape, and in
doing so, will force itself out of the cochlea. A tiered
thickness may also reduce this tendency by promoting
a deeper insertion depth.
VII. CONCLUSION
Microfabrication is a viable cochlear implant
electrode array manufacturing alternative to hand
assembly. Polyimide offers structural qualities that
enable an insertion depth near what current
technology offers.
An additional lithography layer would allow for a
tapered design that is more flexible toward the apical
curve of the cochlea and stiffer toward the base of the
cochlea; this tiered thickness may grant buckle
resistance during insertion and increased flexibility in
smaller radius curves, all of which increases insertion
depth and reduces trauma to the patient.
Along with deposition and patterning of a
biocompatible metal, extension of this work may
cover use of additional materials such as
photoimageable silicone and a parylene coating.
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Fig. ~ An Electrode array that has been inserted 20mm into an
artificial cochlea.
Fig. 13. An Electrode array bucking during an attempt to insert it
deeper than 20mm.
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